JPS55117362A - Input break detection circuit for cmi code - Google Patents

Input break detection circuit for cmi code

Info

Publication number
JPS55117362A
JPS55117362A JP2417479A JP2417479A JPS55117362A JP S55117362 A JPS55117362 A JP S55117362A JP 2417479 A JP2417479 A JP 2417479A JP 2417479 A JP2417479 A JP 2417479A JP S55117362 A JPS55117362 A JP S55117362A
Authority
JP
Japan
Prior art keywords
input
frame
code
break
cmi
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2417479A
Other languages
Japanese (ja)
Other versions
JPS6340384B2 (en
Inventor
Kazunari Kiyota
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP2417479A priority Critical patent/JPS55117362A/en
Publication of JPS55117362A publication Critical patent/JPS55117362A/en
Publication of JPS6340384B2 publication Critical patent/JPS6340384B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4906—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes
    • H04L25/4908—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes using mBnB codes
    • H04L25/491—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes using mBnB codes using 1B2B codes
    • H04L25/4912—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes using mBnB codes using 1B2B codes using CMI or 2-HDB-3 code

Landscapes

  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)

Abstract

PURPOSE:To ensure the assured etection for the input break by making use of the conversion rule of the frame piling CMI code and then detecting logically the continuation of the extracted frame signal. CONSTITUTION:In case the input break is detected for the frame piling CMI (Coded Mark Inversion) code which is used for the high-speed data transmission receiving device or the like, frame signal input 10 supplies the unipolar NRZ frame signal extracted from the frame piling CMI code to the D input terminal of the first FF of n-bit shift register 40 and then applies the clock signal to the CP terminal. Here if the break state occurs at the code row, the continuous state of the frame signal occurs to input 10. Then the logical product is decided for the register output of n units in register 40. Thus break state detection output 30 can be obtained in the assured way.
JP2417479A 1979-03-02 1979-03-02 Input break detection circuit for cmi code Granted JPS55117362A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2417479A JPS55117362A (en) 1979-03-02 1979-03-02 Input break detection circuit for cmi code

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2417479A JPS55117362A (en) 1979-03-02 1979-03-02 Input break detection circuit for cmi code

Publications (2)

Publication Number Publication Date
JPS55117362A true JPS55117362A (en) 1980-09-09
JPS6340384B2 JPS6340384B2 (en) 1988-08-10

Family

ID=12130980

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2417479A Granted JPS55117362A (en) 1979-03-02 1979-03-02 Input break detection circuit for cmi code

Country Status (1)

Country Link
JP (1) JPS55117362A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58205353A (en) * 1982-05-25 1983-11-30 Sharp Corp Data trnsmitting system
JPS6149542A (en) * 1984-08-17 1986-03-11 Mitsubishi Electric Corp Cmi code detecting device

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01154161U (en) * 1988-04-18 1989-10-24

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58205353A (en) * 1982-05-25 1983-11-30 Sharp Corp Data trnsmitting system
JPS6149542A (en) * 1984-08-17 1986-03-11 Mitsubishi Electric Corp Cmi code detecting device

Also Published As

Publication number Publication date
JPS6340384B2 (en) 1988-08-10

Similar Documents

Publication Publication Date Title
GB1524019A (en) Sampled signal detector
JPS57141779A (en) Character cutout system
JPS55117362A (en) Input break detection circuit for cmi code
EP0344751A3 (en) Code violation detection circuit for use in ami signal transmission
JPS5477533A (en) Signal generating device
JPS5624844A (en) Detecting system for communication velocity
JPS5513585A (en) Frame synchronizing circuit
GB1337898A (en) Signal recognition system
JPS5469023A (en) Double keying detection system
JPS57132478A (en) Decoding system for variable length code
JPS56111352A (en) Word-synchronous detection system
JPS57140024A (en) Signal detecting circuit
JPS5612153A (en) Majority-deciding circuit
JPS55110456A (en) Modulation method for digital signal and its modulation circuit
JPS5657132A (en) Data input device
JPS5566024A (en) Dot pattern check system
JPS5639628A (en) Offset compensation system
JPS56140442A (en) Data majority circuit
JPS6454841A (en) Input information detection circuit
JPS5437437A (en) Information transmission device
KR880008541A (en) Synchronous Pattern Detection Circuit
JPS5599863A (en) Code error detection circuit
JPS56132038A (en) Time division signal transmitting system
JPS56138358A (en) Copy recorder
KR970019598A (en) Video encoder's abnormal status detection and automatic recovery circuit