JPS5479017A - Sector clock generating system - Google Patents
Sector clock generating systemInfo
- Publication number
- JPS5479017A JPS5479017A JP14606577A JP14606577A JPS5479017A JP S5479017 A JPS5479017 A JP S5479017A JP 14606577 A JP14606577 A JP 14606577A JP 14606577 A JP14606577 A JP 14606577A JP S5479017 A JPS5479017 A JP S5479017A
- Authority
- JP
- Japan
- Prior art keywords
- sector
- pulse
- phase
- clocks
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
PURPOSE: To obtain sector clocks of high reliability against noise, peak shift, etc. by discriminating the phase inversion of all "1" by the phase-locked clocks synchronized to clock tracks.
CONSTITUTION: When the "0" sector part (high pulse) of clock track output 14 comes to a phase inversion discriminator 23, it inverts at the rise of phase-locked clocks and a high pulse S1 generates in the Q output. At this time, a counter distributor 27 is set by an initial set pulse and inputs a high pulse S7 to an AND gate G1. Since the Q output of the discriminator 23 is also high pulse, a low pulse is inputted to the terminal R of an even counter 24 to become high clear. Then the counter starts counting of the phase-locked clocks and when the inversion of this continues more than 4 bits, the 22 outputs produce a high pulse S3 and a sector clock generator 28 generates a sector clock. Thereby, the sector clocks of high reliability against noise, peak shift may be obtained.
COPYRIGHT: (C)1979,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14606577A JPS5479017A (en) | 1977-12-07 | 1977-12-07 | Sector clock generating system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14606577A JPS5479017A (en) | 1977-12-07 | 1977-12-07 | Sector clock generating system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5479017A true JPS5479017A (en) | 1979-06-23 |
JPS6113305B2 JPS6113305B2 (en) | 1986-04-12 |
Family
ID=15399279
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14606577A Granted JPS5479017A (en) | 1977-12-07 | 1977-12-07 | Sector clock generating system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5479017A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6413267A (en) * | 1987-07-06 | 1989-01-18 | Csk Corp | Read circuit for optical recording medium |
JPS6413266A (en) * | 1987-07-06 | 1989-01-18 | Csk Corp | Optical recording medium |
-
1977
- 1977-12-07 JP JP14606577A patent/JPS5479017A/en active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6413267A (en) * | 1987-07-06 | 1989-01-18 | Csk Corp | Read circuit for optical recording medium |
JPS6413266A (en) * | 1987-07-06 | 1989-01-18 | Csk Corp | Optical recording medium |
Also Published As
Publication number | Publication date |
---|---|
JPS6113305B2 (en) | 1986-04-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES372849A1 (en) | Synchronizing system for data processing equipment clocks | |
JPS5330815A (en) | Frequency control circuit | |
US4242639A (en) | Digital phase lock circuit | |
JPS57203213A (en) | Clock signal reproducing circuit | |
JPS5479017A (en) | Sector clock generating system | |
JPS57164689A (en) | Pal system synchronizing signal generator | |
JPS5567921A (en) | Synchronizing signal regenerating circuit | |
FR2331204A1 (en) | Pulse frequency multiplier for controlling supply circuit - has clock signals counted between input pulses and held in buffer memory | |
JPS54161819A (en) | Digital picture tracking device | |
JPS5271218A (en) | Pitch controller for electronic musical instruments | |
JPS52119332A (en) | Generator for synchronous signal | |
JPS5671893A (en) | Control system for memory error | |
SU634478A1 (en) | Frequency-manipulated signal detector | |
JPS5451710A (en) | Bit phase synchronizing circuit | |
JPS55150149A (en) | Cue signal generating circuit | |
JPS5435664A (en) | Delay pulse signal generation circuit | |
JPS5367324A (en) | Magnetic bubble cassette memory | |
JPS5491135A (en) | Vertical periodic signal sampling pulse generator circuit | |
JPS5593528A (en) | Data demodulation unit | |
JPS5491134A (en) | Vertical periodic signal sampling pulse generator circuit | |
JPS5436124A (en) | Synchronizing signal generator | |
JPS56134886A (en) | Clock generator of character multiplex broadcast receiver | |
JPS5246871A (en) | Device for measurement of automatic phase discriminating allowance | |
JPS5718437A (en) | Engine revolving rate controller | |
JPS5545153A (en) | Synchronizing signal circuit |