JPS5474649A - Stack control mechanism - Google Patents
Stack control mechanismInfo
- Publication number
- JPS5474649A JPS5474649A JP14151377A JP14151377A JPS5474649A JP S5474649 A JPS5474649 A JP S5474649A JP 14151377 A JP14151377 A JP 14151377A JP 14151377 A JP14151377 A JP 14151377A JP S5474649 A JPS5474649 A JP S5474649A
- Authority
- JP
- Japan
- Prior art keywords
- stack
- representing
- address
- area
- head address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Executing Machine-Instructions (AREA)
Abstract
PURPOSE: To reduce the overhead of software system and to speed up the operation speed, by constituting the stack control set with the four registers representing the lower limit address of stack area, upper address, head address, and the head address for vacant area.
CONSTITUTION: The stack set 17 constituting the central processing unit is constituted with four registers consisting each of 32-bit, and the data storage state in arbitrary stack area is memorized. That is, the set is constituted with SLA 17 representing the lower limit address at the stack area, SUA 172 representing the upper limit address, stack pointer CSP 173 representing the head address of the control stack, and the data stack pointer DSP 174 representing the head address of the data stack. At this time, the size is taken as SLA<SUA, and the stack area of the main memory unit mmu 4 for the unit is controlled with CSP and DSP.
COPYRIGHT: (C)1979,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14151377A JPS5474649A (en) | 1977-11-28 | 1977-11-28 | Stack control mechanism |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14151377A JPS5474649A (en) | 1977-11-28 | 1977-11-28 | Stack control mechanism |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5474649A true JPS5474649A (en) | 1979-06-14 |
Family
ID=15293702
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14151377A Pending JPS5474649A (en) | 1977-11-28 | 1977-11-28 | Stack control mechanism |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5474649A (en) |
-
1977
- 1977-11-28 JP JP14151377A patent/JPS5474649A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5474651A (en) | Stack control system | |
JPS5220735A (en) | Microprogram controlled computer system | |
JPS545637A (en) | Communication control unit | |
JPS5474649A (en) | Stack control mechanism | |
JPS5282277A (en) | Memory system | |
JPS53142841A (en) | Data processor | |
JPS53129688A (en) | Timing system | |
JPS5218138A (en) | Buffer storage device | |
JPS5474647A (en) | Stack control system | |
JPS5383543A (en) | Microprogram control unit | |
JPS53116041A (en) | System controller | |
JPS53148343A (en) | Post store control system | |
JPS5474646A (en) | Stack control system | |
JPS5430753A (en) | Micro-progran control system | |
JPS53142137A (en) | Memory control unit | |
JPS5474650A (en) | Stack control system | |
JPS5436144A (en) | Address conversion unit | |
JPS5487140A (en) | Data transfer control system | |
JPS5214330A (en) | Data processing unit | |
JPS51127637A (en) | Information processing device under micro program control system | |
JPS5421229A (en) | Data fetch system | |
JPS51142939A (en) | Data processor | |
JPS548427A (en) | Memory control device | |
JPS5448129A (en) | Information processor | |
JPS5439542A (en) | Microprogram control system |