JPS543410A - Signal transmission system - Google Patents

Signal transmission system

Info

Publication number
JPS543410A
JPS543410A JP6782977A JP6782977A JPS543410A JP S543410 A JPS543410 A JP S543410A JP 6782977 A JP6782977 A JP 6782977A JP 6782977 A JP6782977 A JP 6782977A JP S543410 A JPS543410 A JP S543410A
Authority
JP
Japan
Prior art keywords
signal transmission
transmission system
load
circuit
overload
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP6782977A
Other languages
Japanese (ja)
Inventor
Yoshio Koda
Takao Ono
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Nippon Telegraph and Telephone Corp
Original Assignee
NEC Corp
Nippon Telegraph and Telephone Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Telegraph and Telephone Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP6782977A priority Critical patent/JPS543410A/en
Publication of JPS543410A publication Critical patent/JPS543410A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04M—TELEPHONIC COMMUNICATION
    • H04M3/00—Automatic or semi-automatic exchanges
    • H04M3/22—Arrangements for supervision, monitoring or testing
    • H04M3/36—Statistical metering, e.g. recording occasions when traffic exceeds capacity of trunks
    • H04M3/365—Load metering of control unit
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q3/00—Selecting arrangements
    • H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
    • H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
    • H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme
    • H04Q3/54575—Software application
    • H04Q3/54591—Supervision, e.g. fault localisation, traffic measurements, avoiding errors, failure recovery, monitoring, statistical analysis

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Exchange Systems With Centralized Control (AREA)

Abstract

PURPOSE:To reduce the load the load of CPU and thus to avoid the overload for the electronic exchange device at the busiest time, by providing a gate circuit to the output circuit of a signal receiver and then driving the circuit with 1/2 minimum driving period of the signal distributor.
JP6782977A 1977-06-10 1977-06-10 Signal transmission system Pending JPS543410A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6782977A JPS543410A (en) 1977-06-10 1977-06-10 Signal transmission system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6782977A JPS543410A (en) 1977-06-10 1977-06-10 Signal transmission system

Publications (1)

Publication Number Publication Date
JPS543410A true JPS543410A (en) 1979-01-11

Family

ID=13356219

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6782977A Pending JPS543410A (en) 1977-06-10 1977-06-10 Signal transmission system

Country Status (1)

Country Link
JP (1) JPS543410A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5832707U (en) * 1981-08-28 1983-03-03 九州日立マクセル株式会社 hair dryer

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5832707U (en) * 1981-08-28 1983-03-03 九州日立マクセル株式会社 hair dryer
JPS6243445Y2 (en) * 1981-08-28 1987-11-12

Similar Documents

Publication Publication Date Title
JPS543410A (en) Signal transmission system
JPS53139456A (en) Clock driver circuit
JPS5341111A (en) Dial signal sending device
JPS53101260A (en) Selective gate circuit
JPS53139074A (en) Numerical control device
JPS53132969A (en) Selective gate circuit
JPS53138618A (en) End office device
JPS53131712A (en) Hot-line connection system for automatic exchange
JPS5312215A (en) Pulse transfer circuit
JPS5338912A (en) Sending/stop system for signal sound
JPS544545A (en) Charge transfer device
JPS53123039A (en) Detection circuit for signal voltage
JPS5320807A (en) Dial pulse transmission system
JPS52143709A (en) Signal synthesizing circuit
JPS52114231A (en) Driving device and its method for electric charge transition unit
JPS546404A (en) Multi-frequency signal mixer with control circuit for signal transmission time-length
JPS5313818A (en) Signal transmission system
JPS5368047A (en) Input signal buffer circuit
JPS53108356A (en) Active circuit
JPS52126109A (en) Line signal watch circuit
JPS53940A (en) Signal transmission device
JPS53144204A (en) Transmitting system for optical communication circuit monitor/order signal
JPS5289344A (en) Data collecting and transmitting system
JPS5367096A (en) Supervisory display system
JPS53116869A (en) Measuring system