JPS54127644A - Code conversion system - Google Patents
Code conversion systemInfo
- Publication number
- JPS54127644A JPS54127644A JP3572578A JP3572578A JPS54127644A JP S54127644 A JPS54127644 A JP S54127644A JP 3572578 A JP3572578 A JP 3572578A JP 3572578 A JP3572578 A JP 3572578A JP S54127644 A JPS54127644 A JP S54127644A
- Authority
- JP
- Japan
- Prior art keywords
- bits
- information
- code
- foul
- bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Abstract
PURPOSE: To secure the code conversion with the memory element featuring a small bit number of the memory address as well as with a small number of the memory element by providing the memory element by two steps for the code conversion.
CONSTITUTION: With supply 1 of the coded information to the HOLLERITH code of 12 bits, memory element C detects the foul code as well as three bits of the information corresponding to the memory address of seven bits from bit 1 to 7 which are the specified bits in information 1. And the result is delivered by one bit, and memory element B16 and 17 deliver the information by four bits corresponding to the memory address of eight bits. In case "1" of more than one bits exists in the input of bit 1 to 7 supplied to element C, the input information is the foul code. Thus, abnormal information 19 is delivered to the information processor from element C. In this way, the foul code is detected individually with no foul code detection element and then can be delivered in the form of the abnormal information.
COPYRIGHT: (C)1979,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3572578A JPS54127644A (en) | 1978-03-28 | 1978-03-28 | Code conversion system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3572578A JPS54127644A (en) | 1978-03-28 | 1978-03-28 | Code conversion system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS54127644A true JPS54127644A (en) | 1979-10-03 |
Family
ID=12449819
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3572578A Pending JPS54127644A (en) | 1978-03-28 | 1978-03-28 | Code conversion system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS54127644A (en) |
-
1978
- 1978-03-28 JP JP3572578A patent/JPS54127644A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5336430A (en) | Character print system for program calculator | |
JPS5634198A (en) | Releaving method of deficient bit of semiconductor memory | |
JPS54117640A (en) | Memory address designation system | |
JPS54127644A (en) | Code conversion system | |
JPS5424547A (en) | Control system for memory extension | |
JPS53142843A (en) | Data processor | |
JPS5438726A (en) | Display unit | |
JPS5393735A (en) | Memory control system | |
JPS52112240A (en) | Data processing unit | |
JPS5416939A (en) | Address conversion system | |
JPS528737A (en) | Memory control system | |
JPS53110334A (en) | Patern correction system | |
JPS53126226A (en) | Memory controller system | |
JPS5394144A (en) | Time-division multiple process system | |
JPS5264837A (en) | Memory information transfer control system | |
JPS5216137A (en) | Main memory access control system | |
JPS547250A (en) | Process computer control system | |
JPS524132A (en) | Character style conversion system | |
JPS5211845A (en) | Address information check system | |
JPS5437644A (en) | Information processing system | |
JPS5378745A (en) | Composing system of control memory | |
JPS5544657A (en) | Decentralized control system | |
JPS52123147A (en) | Error correction processing unit | |
JPS5432232A (en) | Check system for memory unit | |
JPS51138341A (en) | Memory system |