JPS54115036A - Control system for microprogram - Google Patents

Control system for microprogram

Info

Publication number
JPS54115036A
JPS54115036A JP2341778A JP2341778A JPS54115036A JP S54115036 A JPS54115036 A JP S54115036A JP 2341778 A JP2341778 A JP 2341778A JP 2341778 A JP2341778 A JP 2341778A JP S54115036 A JPS54115036 A JP S54115036A
Authority
JP
Japan
Prior art keywords
data
buffer
machine cycle
logical operation
delivery
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2341778A
Other languages
Japanese (ja)
Other versions
JPS6218948B2 (en
Inventor
Yoshio Inui
Akihiko Doi
Hiroyuki Amada
Eiou Yamauchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Nippon Telegraph and Telephone Corp
Original Assignee
NEC Corp
Nippon Telegraph and Telephone Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Telegraph and Telephone Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP2341778A priority Critical patent/JPS54115036A/en
Publication of JPS54115036A publication Critical patent/JPS54115036A/en
Publication of JPS6218948B2 publication Critical patent/JPS6218948B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Computer And Data Communications (AREA)
  • Information Transfer Systems (AREA)

Abstract

PURPOSE: To increase the processing ability, by constituting the system that the control processing to perform the data delivery to the line terminal unit and the data write-in operation to the buffer memory is made one machine cycle.
CONSTITUTION: The data from the data channel unit DCH is inputted to the input and output data buffer 200. The logical operation section 201 makes the address on the buffer memory 203 to store the said data in one machine cycle. In the next one machine cycle, the logical operation secion 201 takes the reception data from the buffer 200 and inputs it to the data buffer 204. The buffer mrmory 203 stores the content to the designated address in the next machine cycle. In case of data delivery, the logical operation section 201 reads out data from the buffer memory, performs logical operation and the result is inputted to the data buffer. The line contol secion 205 initiates transmission in the next machine cycle. When the delivery operation is executed independently of the microprogram, the transmission can be made by one machine cycle.
COPYRIGHT: (C)1979,JPO&Japio
JP2341778A 1978-02-28 1978-02-28 Control system for microprogram Granted JPS54115036A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2341778A JPS54115036A (en) 1978-02-28 1978-02-28 Control system for microprogram

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2341778A JPS54115036A (en) 1978-02-28 1978-02-28 Control system for microprogram

Publications (2)

Publication Number Publication Date
JPS54115036A true JPS54115036A (en) 1979-09-07
JPS6218948B2 JPS6218948B2 (en) 1987-04-25

Family

ID=12109913

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2341778A Granted JPS54115036A (en) 1978-02-28 1978-02-28 Control system for microprogram

Country Status (1)

Country Link
JP (1) JPS54115036A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59206935A (en) * 1983-05-11 1984-11-22 Mitsubishi Electric Corp Communication controlling and processing device
JPS607521A (en) * 1983-06-25 1985-01-16 Nec Corp Control system for file memory
JPS6330942A (en) * 1986-07-25 1988-02-09 Hitachi Ltd Microprogram feed history displaying system

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59206935A (en) * 1983-05-11 1984-11-22 Mitsubishi Electric Corp Communication controlling and processing device
JPH0445870B2 (en) * 1983-05-11 1992-07-28 Mitsubishi Electric Corp
JPS607521A (en) * 1983-06-25 1985-01-16 Nec Corp Control system for file memory
JPS6330942A (en) * 1986-07-25 1988-02-09 Hitachi Ltd Microprogram feed history displaying system

Also Published As

Publication number Publication date
JPS6218948B2 (en) 1987-04-25

Similar Documents

Publication Publication Date Title
JPS5539933A (en) Process control device
JPS5621240A (en) Information processor
JPS5533232A (en) Sequential controller
JPS52119832A (en) Electroinc calculator of microprogram control system
JPS54115036A (en) Control system for microprogram
JPS5447546A (en) Program loading method for multiple process system
JPS5537609A (en) Terminal equipment
JPS559212A (en) Communication control unit
JPS5552137A (en) Character output system
JPS55108053A (en) Microprogram high speed control system
JPS54151331A (en) Data processor
JPS57181272A (en) Binary picture decoding
JPS5674745A (en) Data processing system
JPS55157027A (en) Input and output transfer control unit
JPS5473532A (en) Process input/output unit
JPS55105734A (en) Communication control system
JPS55119729A (en) Data processor
JPS51144137A (en) Input/output data control unit
JPS5377148A (en) Input and output control circuit
JPS57121734A (en) Digital signal processor
JPS5710575A (en) Picture recording system
JPS54101235A (en) Operational processor
JPS5521634A (en) Service system for still picture
JPS55138132A (en) Signal processor
JPS54156444A (en) Processing system for input and output instruction