JPS54114056A - Ternary logic circuit - Google Patents
Ternary logic circuitInfo
- Publication number
- JPS54114056A JPS54114056A JP2137478A JP2137478A JPS54114056A JP S54114056 A JPS54114056 A JP S54114056A JP 2137478 A JP2137478 A JP 2137478A JP 2137478 A JP2137478 A JP 2137478A JP S54114056 A JPS54114056 A JP S54114056A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- inverter
- power voltage
- level
- giving
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/09425—Multistate logic
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Abstract
PURPOSE:To secure the steady inversion of the power voltage from 1/2 level through the full level of the power voltage by varying the inverter characteristics of the inverter circuit comprising by giving the continuous connection to plural inverter devices in response to the output of the input circuit. CONSTITUTION:Input circuit 1 sets the high, intermediate and low levels. And inverter circuit 2 reverses at the intermediate level or less, and inverter circuit 3 is inverted at the intermediate level or more. Here, circuit 3 is constituted by giving the continuous connection to inverter devices 31-33, and circuit 2 and 3 are formed with the enhancement-type MOS transistor of the conducting channel. Then the inverter characteristics is varied in response to the output of circuit 1. As a result, inverter circuit 3 which features the steady inversion between 1/2VDD and VDD of power voltage VDD can be obtained in an easy way.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53021374A JPS59175B2 (en) | 1978-02-24 | 1978-02-24 | ternary logic circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53021374A JPS59175B2 (en) | 1978-02-24 | 1978-02-24 | ternary logic circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS54114056A true JPS54114056A (en) | 1979-09-05 |
JPS59175B2 JPS59175B2 (en) | 1984-01-05 |
Family
ID=12053312
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP53021374A Expired JPS59175B2 (en) | 1978-02-24 | 1978-02-24 | ternary logic circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59175B2 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56100524A (en) * | 1980-01-17 | 1981-08-12 | Matsushita Electric Works Ltd | Reset/counter test mode switching circuit of electronic timer |
JPS56164631A (en) * | 1980-05-22 | 1981-12-17 | Toshiba Corp | Signal line precharging circuit |
JPS5871732A (en) * | 1981-10-02 | 1983-04-28 | フエアチァイルド カメラ アンド インストルメント コ−ポレ−ション | Try level input buffer |
JPS59151530A (en) * | 1983-02-10 | 1984-08-30 | Toshiba Corp | Semiconductor integrated circuit |
-
1978
- 1978-02-24 JP JP53021374A patent/JPS59175B2/en not_active Expired
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56100524A (en) * | 1980-01-17 | 1981-08-12 | Matsushita Electric Works Ltd | Reset/counter test mode switching circuit of electronic timer |
JPS56164631A (en) * | 1980-05-22 | 1981-12-17 | Toshiba Corp | Signal line precharging circuit |
JPS5871732A (en) * | 1981-10-02 | 1983-04-28 | フエアチァイルド カメラ アンド インストルメント コ−ポレ−ション | Try level input buffer |
JPH0380373B2 (en) * | 1981-10-02 | 1991-12-24 | Fueachairudo Kamera Endo Insutsurumento Corp | |
JPS59151530A (en) * | 1983-02-10 | 1984-08-30 | Toshiba Corp | Semiconductor integrated circuit |
Also Published As
Publication number | Publication date |
---|---|
JPS59175B2 (en) | 1984-01-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5334438A (en) | Semiconductor circuit using insulating gate type field effect transistor | |
JPS52111648A (en) | Constant voltage circuit | |
JPS54114056A (en) | Ternary logic circuit | |
JPS54148464A (en) | Pulse generating circuit | |
JPS5442949A (en) | Ternary converter circuit | |
JPS5552613A (en) | Sound control circuit | |
JPS5578355A (en) | Semiconductor integrated circuit | |
JPS52161A (en) | Mos inverter circuit | |
JPS56117388A (en) | Address buffer circuit | |
JPS56126326A (en) | Logic circuit | |
JPS553252A (en) | Preset circuit | |
JPS56103537A (en) | Level converting circuit | |
JPS5313852A (en) | Level conversion circuit | |
JPS5323555A (en) | Complemen tary mos integrated circuit | |
JPS5538784A (en) | Oscillation circuit | |
JPS55162120A (en) | Mos constant-current circuit | |
JPS54112156A (en) | Semiconductor logic circuit | |
JPS5648722A (en) | Buffer circuit | |
JPS5384453A (en) | High-speed current-voltage converter | |
JPS5752225A (en) | Level converting circuit | |
JPS57155628A (en) | Generating circuit of reference voltage | |
JPS555538A (en) | Decoder circuit | |
JPS55136725A (en) | Semiconductor logic circuit | |
JPS5246736A (en) | Semiconductor storage circuit | |
JPS5514719A (en) | Dynamic divider circuit |