JPS51147933A - Binary full adder circuit - Google Patents

Binary full adder circuit

Info

Publication number
JPS51147933A
JPS51147933A JP7179275A JP7179275A JPS51147933A JP S51147933 A JPS51147933 A JP S51147933A JP 7179275 A JP7179275 A JP 7179275A JP 7179275 A JP7179275 A JP 7179275A JP S51147933 A JPS51147933 A JP S51147933A
Authority
JP
Japan
Prior art keywords
full adder
adder circuit
binary full
binary
transmitting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP7179275A
Other languages
Japanese (ja)
Inventor
Noboru Hagiwara
Yukio Takahashi
Hiroo Ito
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP7179275A priority Critical patent/JPS51147933A/en
Publication of JPS51147933A publication Critical patent/JPS51147933A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50Adding; Subtracting
    • G06F7/501Half or full adders, i.e. basic adder cells for one denomination
    • G06F7/503Half or full adders, i.e. basic adder cells for one denomination using carry switching, i.e. the incoming carry being connected directly, or only via an inverter, to the carry output under control of a carry propagate signal

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)

Abstract

PURPOSE:To design a higher speed operation of a binary full adder by transmitting a carry through signal through complementary MOS transmitting gates.
JP7179275A 1975-06-13 1975-06-13 Binary full adder circuit Pending JPS51147933A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7179275A JPS51147933A (en) 1975-06-13 1975-06-13 Binary full adder circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7179275A JPS51147933A (en) 1975-06-13 1975-06-13 Binary full adder circuit

Publications (1)

Publication Number Publication Date
JPS51147933A true JPS51147933A (en) 1976-12-18

Family

ID=13470765

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7179275A Pending JPS51147933A (en) 1975-06-13 1975-06-13 Binary full adder circuit

Country Status (1)

Country Link
JP (1) JPS51147933A (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52116034A (en) * 1976-02-23 1977-09-29 Intel Corp Binary adder for adding multiple bit binary number
JPS53123635A (en) * 1977-04-05 1978-10-28 Fujitsu Ltd Sequential carry-type adder
FR2516675A1 (en) * 1981-11-19 1983-05-20 Labo Cent Telecommunicat BINARY ADDITION CELL WITH THREE INPUTS WITH RAPID PROPAGATION OF RETENTION
JPS59123930A (en) * 1982-12-29 1984-07-17 Matsushita Electric Ind Co Ltd Carry signal generator
JPS59123931A (en) * 1982-12-29 1984-07-17 Matsushita Electric Ind Co Ltd Carry signal generator
JPS6197745A (en) * 1984-10-17 1986-05-16 Toshiba Corp Addition circuit

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52116034A (en) * 1976-02-23 1977-09-29 Intel Corp Binary adder for adding multiple bit binary number
JPS5522823B2 (en) * 1976-02-23 1980-06-19
JPS53123635A (en) * 1977-04-05 1978-10-28 Fujitsu Ltd Sequential carry-type adder
FR2516675A1 (en) * 1981-11-19 1983-05-20 Labo Cent Telecommunicat BINARY ADDITION CELL WITH THREE INPUTS WITH RAPID PROPAGATION OF RETENTION
JPS59123930A (en) * 1982-12-29 1984-07-17 Matsushita Electric Ind Co Ltd Carry signal generator
JPS59123931A (en) * 1982-12-29 1984-07-17 Matsushita Electric Ind Co Ltd Carry signal generator
JPH0218499B2 (en) * 1982-12-29 1990-04-25 Matsushita Electric Ind Co Ltd
JPS6197745A (en) * 1984-10-17 1986-05-16 Toshiba Corp Addition circuit

Similar Documents

Publication Publication Date Title
JPS51147933A (en) Binary full adder circuit
JPS524877A (en) Digital electronic clock
JPS5261946A (en) Transistor circuit
JPS5223251A (en) Semiconductor circuit
ES412081A1 (en) Single wall domain arrangement
JPS525256A (en) High speed logic block
JPS51115782A (en) Semiconductor apparatus
JPS5276867A (en) Signal holding circuit
JPS52135637A (en) Logic operation circuit
JPS5338912A (en) Sending/stop system for signal sound
JPS5216107A (en) Signal judging circuit
JPS5274239A (en) Ring shift unit
JPS5361375A (en) Counting circuit apparatus
JPS5230310A (en) Identifying circuit
JPS5236957A (en) Switching type amplifier
JPS5244101A (en) Channel station selection circuit
JPS51135303A (en) Transmission reception mode switching block
JPS5210058A (en) Flip flop circuit
JPS5236960A (en) Miltiplexer circuit
JPS5752676B2 (en)
JPS5237796A (en) Radar signal processig equipment
JPS522135A (en) Binary arithmetic circuit
JPS5245842A (en) Fixed memory circuit
JPS51149760A (en) Discharge circuit
JPS526452A (en) Multi-value carrier wave signal receiver