JPH09199437A - Semiconductor wafer supporting device - Google Patents

Semiconductor wafer supporting device

Info

Publication number
JPH09199437A
JPH09199437A JP2188996A JP2188996A JPH09199437A JP H09199437 A JPH09199437 A JP H09199437A JP 2188996 A JP2188996 A JP 2188996A JP 2188996 A JP2188996 A JP 2188996A JP H09199437 A JPH09199437 A JP H09199437A
Authority
JP
Japan
Prior art keywords
semiconductor wafer
wafer
support plate
supporting
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2188996A
Other languages
Japanese (ja)
Inventor
Naoki Ikeuchi
直樹 池内
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Steel Corp
Original Assignee
Sumitomo Sitix Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumitomo Sitix Corp filed Critical Sumitomo Sitix Corp
Priority to JP2188996A priority Critical patent/JPH09199437A/en
Publication of JPH09199437A publication Critical patent/JPH09199437A/en
Pending legal-status Critical Current

Links

Landscapes

  • Crystals, And After-Treatments Of Crystals (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)

Abstract

PROBLEM TO BE SOLVED: To provide a semiconductor supporting device where a semiconductor wafer can be mounted easily using a vacuum chuck arm with the semiconductor wafer being prevented from slipping in the peripheral section and which has a small heat capacity and can prevent the damage of a rear face and the appearance of particles on the rear face of the semiconductor wafer. SOLUTION: A supporting board 10 is ring-shaped with a part of it being cut or has the same shape as a wafer 1 and is integral with a slip guard ring 15. Due to this structure, the slippage of the wafer in the peripheral section can be prevented and the wafer can be easily mounted on the supporting device using a vacuum chuck arm. Since the supporting board 10 is ring-shaped, the heat capacity of the supporting board 10 can be lessened and the temperature of the wafer can be controlled from a rear face of it by a chamber lower light source in an RTP device. Due to the existence of a step section 13 of the wafer thickness formed according to the shape of the wafer, the damage of the rear face of the wafer and the appearance of particles on the rear face of the wafer an be prevented and the wafer is prevented from falling off from the supporting board 10.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【発明の属する技術分野】この発明は、半導体ウェーハ
の熱処理装置に使用するため半導体ウェーハを載置する
支持装置の改良に係り、円弧の一部が切断されたリング
状の支持板にウェーハの外周と相似形の内周部を設け、
かつウェーハの外周と接触する部分を支持板表面よりウ
ェーハ厚み分だけ段差を付けて、載置したウェーハ表面
と支持板表面が同一表面となし、熱処理時のスリップ発
生を低減した半導体ウェーハ支持装置に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an improvement of a supporting device for mounting a semiconductor wafer for use in a heat treatment device for semiconductor wafers. With an inner peripheral part similar to
Further, the present invention relates to a semiconductor wafer supporting device in which a portion in contact with the outer circumference of the wafer is stepped from the surface of the supporting plate by the thickness of the wafer, the mounted wafer surface and the surface of the supporting plate are the same surface, and the occurrence of slip during heat treatment is reduced. .

【0002】[0002]

【従来の技術】半導体ウェーハの熱処理装置であるRT
P(Rapid Thermal Processin
g)装置では、タングステンハロゲンランプ等の光源か
らの放射により半導体ウェーハの急速昇温、急速降温を
行うため、半導体ウェーハ以外のチャンバー等の部分は
熱処理される半導体ウェーハに比してかなり温度が低く
なっている。これをコールドウォール型熱処理装置とい
う。
2. Description of the Related Art RT which is a heat treatment apparatus for semiconductor wafers
P (Rapid Thermal Processin)
g) In the equipment, the temperature of the semiconductor wafer is rapidly raised and lowered by radiation from a light source such as a tungsten halogen lamp, so that the temperature of the chamber and other parts other than the semiconductor wafer is considerably lower than that of the semiconductor wafer to be heat-treated. Has become. This is called a cold wall type heat treatment device.

【0003】コールドウォール型熱処理装置の場合、熱
処理される半導体ウェーハの最外周部は、昇温時には光
源からの放射光が集中するため半導体ウェーハの中心部
に比べて温度が高くなり、逆に降温時は半導体ウェーハ
からの輻射が大きいため半導体ウェーハの中心部に比べ
て温度が低くなる。
In the case of a cold wall type heat treatment apparatus, the temperature of the outermost peripheral portion of the semiconductor wafer to be heat treated is higher than that of the central portion of the semiconductor wafer because the radiation from the light source is concentrated when the temperature is raised, and the temperature is lowered. At this time, since the radiation from the semiconductor wafer is large, the temperature becomes lower than that in the central portion of the semiconductor wafer.

【0004】また、ホットウォール型熱処理装置である
バッチ式拡散炉においても、炉内へのウェーハの投入お
よび炉内からの取り出し時には、RTP装置と同様に半
導体ウェーハ中心部と外周部で温度差が生じる。
Also in a batch type diffusion furnace, which is a hot wall type heat treatment apparatus, there is a temperature difference between the central portion and the outer peripheral portion of a semiconductor wafer at the time of loading and unloading a wafer into the furnace, as in the RTP apparatus. Occurs.

【0005】この温度差による熱ストレスにより半導体
ウェーハの周辺部で、図2及び図3に示すようにスリッ
プが生じる。このスリップを生じさせる半導体ウェーハ
の周辺部での温度勾配の原因は、半導体ウェーハの最外
周端が不連続に終端しているためである。
Due to the thermal stress due to this temperature difference, slip occurs at the peripheral portion of the semiconductor wafer as shown in FIGS. The cause of the temperature gradient in the peripheral portion of the semiconductor wafer that causes this slip is that the outermost peripheral edge of the semiconductor wafer is discontinuously terminated.

【0006】そこで、熱処理される半導体ウェーハの周
辺にスリップガードリングを設け、非熱処理材の端部を
半導体ウェーハの最外周部からさらに外径方向に遠ざけ
ることにより、半導体ウェーハの周辺部でスリップの発
生を抑制する方法が用いられている。
Therefore, a slip guard ring is provided around the semiconductor wafer to be heat-treated, and the end portion of the non-heat-treated material is further distanced from the outermost peripheral portion of the semiconductor wafer in the outer diameter direction to prevent slippage at the peripheral portion of the semiconductor wafer. A method of suppressing the occurrence is used.

【0007】例えば、特開平4−277619号に公開
されている技術では、サセプタ上に半導体ウェーハ及び
その周辺にスリップガードリングを設置する方法を採用
している。また、一般に市販されているRTP装置(例
えば、米国AG Associates社製、Heat
pulse 8108)では、石英製ピンによって半導
体ウェーハを3点支持し、半導体ウェーハの周辺にスリ
ップガードリングを取り付けている。
For example, the technique disclosed in Japanese Patent Laid-Open No. 4-2777619 employs a method of installing a semiconductor wafer on a susceptor and a slip guard ring around the semiconductor wafer. In addition, a generally commercially available RTP device (for example, manufactured by AG Associates, Inc., Heat, USA)
In pulse 8108), a semiconductor wafer is supported at three points by quartz pins, and a slip guard ring is attached to the periphery of the semiconductor wafer.

【0008】また、RTP装置に限らず一般的に熱処理
装置では、半導体ウェーハ中に発生するスリップは図2
及び図3に示すように、半導体ウェーハ1周辺部、特に
半導体ウェーハと支持部材の接触部分から発生すること
が多い。そのため、ウェーハ支持部での半導体ウェーハ
自重による局所的なストレスを緩和するため、接触面積
を大きくしてウェーハの自重を分散させる方法が特開昭
61−247048号に公開されている。すなわち、表
面に段差の無いウェーハ支持板上に半導体ウェーハを載
せる方法で、半導体ウェーハの転落を防止するために、
ウェーハ支持板を支柱方向に傾斜を持たせている。
Further, not only in the RTP apparatus but also in the heat treatment apparatus in general, the slip generated in the semiconductor wafer is as shown in FIG.
Further, as shown in FIG. 3, it often occurs from the peripheral portion of the semiconductor wafer 1, particularly from the contact portion between the semiconductor wafer and the supporting member. Therefore, in order to relieve the local stress due to the weight of the semiconductor wafer on the wafer supporting portion, a method of increasing the contact area to disperse the weight of the wafer is disclosed in JP-A-61-247048. That is, in order to prevent the semiconductor wafer from falling, a method of mounting the semiconductor wafer on a wafer support plate having no steps on the surface
The wafer support plate is inclined toward the pillar.

【0009】また、ウェーハ支持板が完全な円盤状また
はリング状である場合は、真空チャックアームで半導体
ウェーハの裏面を吸着し、半導体ウェーハを支持板に移
載する際に、真空チャックアームとウェーハ支持板およ
びスリップガードリングが衝突し、ウェーハの移載に困
難を来たすという問題がある。
When the wafer support plate has a perfect disk shape or a ring shape, the back surface of the semiconductor wafer is sucked by the vacuum chuck arm, and when the semiconductor wafer is transferred to the support plate, the vacuum chuck arm and the wafer are mounted. There is a problem that the support plate and the slip guard ring collide with each other, which makes it difficult to transfer the wafer.

【0010】この問題を解決するため、ウェーハ支持板
に切れ目を設けることにより、真空チャックアームとウ
ェーハ支持板およびスリップガードリングが衝突が回避
され、ウェーハの支持板への移載が容易になることが、
特開平6−163440号に提案されている。
In order to solve this problem, by providing a cut in the wafer support plate, collision between the vacuum chuck arm, the wafer support plate and the slip guard ring is avoided, and the transfer of the wafer to the support plate is facilitated. But,
It is proposed in JP-A-6-163440.

【0011】[0011]

【発明が解決しようとする課題】熱処理中に半導体ウェ
ーハに生じるスリップを低減するために、前述の種々の
技術が公開されている。しかしながら、特開平4−27
7619号に公開されている技術では、半導体ウェーハ
に対してに大きなサセプタの熱容量のために昇温・降温
速度が低下するという欠点がある。また、半導体ウェー
ハ裏面をサセプタが覆っているため、RTP装置で用い
る場合、チャンバー下部光源からの半導体ウェーハの温
度制御ができないという問題がある。
The above-mentioned various techniques have been disclosed in order to reduce the slip generated on the semiconductor wafer during the heat treatment. However, JP-A-4-27
The technique disclosed in Japanese Patent No. 7619 has a drawback that the temperature rising / falling rate is reduced due to the large heat capacity of the susceptor for a semiconductor wafer. Further, since the back surface of the semiconductor wafer is covered with the susceptor, when used in an RTP device, there is a problem that the temperature of the semiconductor wafer cannot be controlled from the light source below the chamber.

【0012】また、一般に市販されているRTP装置の
場合は、図2に示すように、半導体ウェーハ1の3点の
支持部位置2からスリップが発生しやすいという欠点が
ある。縦型熱処理炉の場合、特開昭61−247048
号に公開されている技術では、半導体ウェーハからの熱
放射の概念を表した図4に示すように、ウェーハ支持板
3と半導体ウェーハ1の上面が一致しておらず、ウェー
ハ支持板3にスリップガードリングとしての効果はあま
り期待できない。また、ウェーハ支持板に傾斜があるた
めに、半導体ウェーハがウェーハ支持板上で横ずれを起
こしやすく、ウェーハ裏面の傷やパーティクル発生の問
題がある。
Further, in the case of a commercially available RTP device, as shown in FIG. 2, there is a drawback that slips are likely to occur from the supporting portion positions 2 at three points on the semiconductor wafer 1. In the case of a vertical heat treatment furnace, JP-A-61-247048
In the technology disclosed in the issue, as shown in FIG. 4, which illustrates the concept of heat radiation from a semiconductor wafer, the upper surfaces of the wafer supporting plate 3 and the semiconductor wafer 1 do not coincide with each other, and the wafer supporting plate 3 slips on the wafer supporting plate 3. The effect as a guard ring cannot be expected so much. In addition, since the wafer support plate is inclined, the semiconductor wafer is likely to be laterally displaced on the wafer support plate, which causes a problem of scratches and particles on the back surface of the wafer.

【0013】また、特開平4−277619号および特
開昭61−247048号に公開されている技術では、
ウェーハ支持板が完全な円盤状またはリング状であるた
め、真空チャックアームで半導体ウェーハを支持板に移
載する際に、真空チャックアームとウェーハ支持板およ
びスリップガードリングが衝突し、ウェーハ移載に困難
を来たすという問題がある。
Further, in the techniques disclosed in JP-A-4-277619 and JP-A-61-247048,
Since the wafer support plate has a perfect disc shape or ring shape, when the semiconductor wafer is transferred to the support plate by the vacuum chuck arm, the vacuum chuck arm collides with the wafer support plate and the slip guard ring, and the wafer transfer plate is transferred. There is a problem of difficulty.

【0014】特開平6−163440号に公開されてい
る技術では、ウェーハ支持板に切れ目を設けることで真
空チャックアームでのウェーハの支持板への移載を容易
にしているが、この技術においても、特開昭61−24
7048号に公開されている技術と同様に、ウェーハ支
持板と半導体ウェーハの上面が一致しておらず、ウェー
ハ支持板にスリップガードリングとしての効果はあまり
期待できない。また、ウェーハ支持板から半導体ウェー
ハが脱落するのを防止する機能はない。
In the technique disclosed in Japanese Patent Laid-Open No. 6-163440, the wafer support plate is provided with a cut to facilitate the transfer of the wafer to the support plate by the vacuum chuck arm. , JP 61-24
Similar to the technique disclosed in No. 7048, the upper surface of the wafer support plate and the upper surface of the semiconductor wafer do not coincide with each other, and the effect of the slip guard ring on the wafer support plate cannot be expected so much. Further, there is no function of preventing the semiconductor wafer from falling off the wafer support plate.

【0015】この発明は、半導体ウェーハの熱処理に際
してのかかる問題に鑑み、半導体ウェーハの周辺部での
スリップ発生を防止しつつ真空チャックアームを用いた
半導体ウェーハの移載を容易にでき、熱容量が小さくか
つ半導体ウェーハ裏面の傷及びパーティクルの発生を防
止できる構成からなる半導体ウェーハ支持装置の提供を
目的としている。
In view of such a problem in heat treatment of a semiconductor wafer, the present invention can easily transfer the semiconductor wafer using a vacuum chuck arm while preventing the occurrence of slip in the peripheral portion of the semiconductor wafer, and has a small heat capacity. Moreover, it is an object of the present invention to provide a semiconductor wafer supporting apparatus having a structure capable of preventing the back surface of a semiconductor wafer from being scratched and from generating particles.

【0016】[0016]

【課題を解決するための手段】発明者は、従来の問題点
を解消するため支持装置の構成に付いて種々検討した結
果、半導体ウェーハ支持装置を、一部が切れているリン
グ状または支持される半導体ウェーハと同形状で、支持
板とスリップガードリングが一体化した構造とすること
で、半導体ウェーハの周辺部でのスリップ発生を防止し
つつ真空チャックアームを用いた半導体ウェーハの移載
を容易にし、支持板に貫通孔があることにより支持板の
熱容量を小さくし、RTP装置で用いる場合におけるチ
ャンバー下部光源による半導体ウェーハ裏面からの温度
制御を可能とし、かつ支持される半導体ウェーハの形状
にあわせて形成されているウェーハ厚の段差によって半
導体ウェーハ裏面の傷及びパーティクルを発生させるこ
となく支持板からのウェーハ脱落を防止できることを知
見し、この発明を完成した。
As a result of various studies on the structure of a supporting device in order to solve the problems of the prior art, the inventor has found that the semiconductor wafer supporting device has a partially cut ring shape or a supported structure. It has the same shape as the semiconductor wafer and has a structure in which the support plate and the slip guard ring are integrated, preventing the occurrence of slips in the peripheral part of the semiconductor wafer and facilitating the transfer of the semiconductor wafer using the vacuum chuck arm. Since the supporting plate has a through hole, the heat capacity of the supporting plate can be reduced, the temperature can be controlled from the backside of the semiconductor wafer by the lower light source of the chamber when used in an RTP device, and the shape of the supported semiconductor wafer can be adjusted. From the support plate without causing scratches and particles on the back surface of the semiconductor wafer due to the difference in wafer thickness And knowledge to be able to prevent the wafer falling off, and have completed the present invention.

【0017】すなわち、この発明は、載置する半導体ウ
ェーハの外径よりも大きな外径を有し、内径部が載置す
る半導体ウェーハ外周と相似形でかつその内径が半導体
ウェーハの外径よりも小さなリング板状であり、その円
弧の一部が切断された形状からなり、複数の脚で支持さ
れ、半導体ウェーハの外周部裏面と接触する支持板内周
部が、半導体ウェーハと接触しない支持板の周辺部の上
面よりも半導体ウェーハの厚み分だけ階段状に段差があ
る半導体ウェーハ支持装置である。
That is, according to the present invention, the outer diameter of the semiconductor wafer to be mounted is larger than that of the semiconductor wafer to be mounted, and the inner diameter portion is similar to the outer periphery of the semiconductor wafer to be mounted, and the inner diameter is larger than the outer diameter of the semiconductor wafer. A support plate that is a small ring plate, is formed by cutting a part of its arc, is supported by multiple legs, and the inner periphery of the support plate that contacts the back surface of the outer periphery of the semiconductor wafer does not contact the semiconductor wafer. Is a semiconductor wafer supporting device having a step-like step by the thickness of the semiconductor wafer from the upper surface of the peripheral portion.

【0018】また、この発明は、載置する半導体ウェー
ハの外径よりも大きな外径を有し、内径部が載置する半
導体ウェーハ外周と相似形でかつその内径が半導体ウェ
ーハの外径よりも小さなリング板状で、その円弧の一部
が切断された形状からなり、半導体ウェーハの外周部裏
面と接触する支持板内周部が、半導体ウェーハと接触し
ない支持板の周辺部の上面よりも半導体ウェーハの厚み
分だけ階段状に段差がある支持板を、所定間隔で複数並
列させてその外周部の複数箇所を支柱で支持した半導体
ウェーハ支持装置である。
Further, according to the present invention, the outer diameter of the semiconductor wafer is larger than that of the semiconductor wafer to be mounted, and the inner diameter portion is similar to the outer periphery of the semiconductor wafer to be mounted, and the inner diameter thereof is larger than the outer diameter of the semiconductor wafer. It consists of a small ring plate with a part of the arc cut off, and the inner circumference of the support plate that contacts the back surface of the outer periphery of the semiconductor wafer is more semiconductor than the top surface of the periphery of the support plate that does not contact the semiconductor wafer. This is a semiconductor wafer supporting device in which a plurality of supporting plates having stepwise steps corresponding to the thickness of a wafer are juxtaposed in parallel at a predetermined interval and a plurality of locations on the outer peripheral portion are supported by columns.

【0019】さらに、発明者は、上述の構成からなる半
導体ウェーハ支持装置において、半導体ウェーハがシリ
コンウェーハであって、支持板部材を単結晶シリコンま
たは多結晶シリコンまたは炭化シリコンによって形成し
た半導体ウェーハ支持装置を併せて提案する。
Further, the inventor of the present invention is the semiconductor wafer supporting apparatus having the above-mentioned structure, wherein the semiconductor wafer is a silicon wafer and the supporting plate member is formed of single crystal silicon, polycrystalline silicon or silicon carbide. Is also proposed.

【0020】[0020]

【発明の実施の形態】この発明による半導体ウェーハ支
持装置は、図1に示すごとく、本体を構成する径方向に
切断部11を有するリング板状の支持板10は、材質が
石英または炭化シリコン(SiC)、あるいは多結晶シ
リコンまたは単結晶シリコンで作製されており、複数の
脚、例えば図示の板面に突設した3本の脚ピン12によ
って、基台等に載せた際にピン長さだけ浮上支持され
る。
BEST MODE FOR CARRYING OUT THE INVENTION In a semiconductor wafer supporting apparatus according to the present invention, as shown in FIG. 1, a ring-plate-shaped supporting plate 10 having a cutting portion 11 in a radial direction which constitutes a main body is made of quartz or silicon carbide. It is made of SiC) or polycrystalline silicon or single crystal silicon, and has a plurality of legs, for example, three leg pins 12 projecting from the plate surface shown in the figure, and only the length of the pin when mounted on a base or the like. Suspended and supported.

【0021】支持板10は、載置収納予定の半導体ウェ
ーハの外径より大きな外径とウェーハの外径より小さな
内径を有するリング板状部材からなり、貫通孔となる内
径部は半導体ウェーハの外周と相似形であり、図ではウ
ェーハのオリエンテーションフラット部に相当する部分
に径方向に切断部11を設けてあり、内径部には半導体
ウェーハ1を載置収納するための段差部13が設けてあ
り、段差(a)はウェーハ1厚み相当で、段差部13内
径が半導体ウェーハ1外径より若干大きく作製され、半
導体ウェーハ1と接触する載置部14も所定範囲の幅で
あり、半導体ウェーハ1が支持板10内にちょうど納ま
り、半導体ウェーハ1の上面が支持板10の上面15と
同じ高さになる構成である。
The support plate 10 is composed of a ring plate member having an outer diameter larger than the outer diameter of the semiconductor wafer to be placed and housed and an inner diameter smaller than the outer diameter of the wafer, and the inner diameter portion serving as a through hole is the outer periphery of the semiconductor wafer. In the figure, a cutting portion 11 is provided in the radial direction in a portion corresponding to the orientation flat portion of the wafer, and a step portion 13 for mounting and storing the semiconductor wafer 1 is provided in the inner diameter portion. , The step (a) corresponds to the thickness of the wafer 1, the inner diameter of the step 13 is made slightly larger than the outer diameter of the semiconductor wafer 1, and the mounting portion 14 in contact with the semiconductor wafer 1 also has a width within a predetermined range. The configuration is such that the upper surface of the semiconductor wafer 1 is just inside the support plate 10 and the upper surface 15 of the support plate 10 has the same height.

【0022】上記の構成からなる支持板10は、熱の輻
射効率の異なる非熱処理体の端部を上面15幅の長さだ
け、熱処理される半導体ウェーハ1の最外周端部から遠
ざけることが可能となり、半導体ウェーハからの熱放射
の概念を表した図5に示すごとく、スリップガードリン
グの効果を持たせ、半導体ウェーハ1の周辺部からのス
リップの発生を抑制することができる。また、半導体ウ
ェーハ1の裏面の外周部を段差部13の面接触により支
持しているため、従来のRTP装置等で問題となってい
たウェーハ支持部でのウェーハ自重ストレスによるスリ
ップの発生を低減し、かつ、RTP装置で用いる場合の
チャンバー下部光源による半導体ウェーハ裏面からの温
度制御が可能となる。
In the support plate 10 having the above-described structure, the end portions of the non-heat-treated body having different heat radiation efficiencies can be moved away from the outermost peripheral end portion of the semiconductor wafer 1 to be heat-treated by the length of the width of the upper surface 15. Therefore, as shown in FIG. 5, which shows the concept of heat radiation from the semiconductor wafer, the effect of a slip guard ring can be provided and the occurrence of slip from the peripheral portion of the semiconductor wafer 1 can be suppressed. Further, since the outer peripheral portion of the back surface of the semiconductor wafer 1 is supported by the surface contact of the step portion 13, it is possible to reduce the occurrence of slip due to the wafer's own weight stress in the wafer supporting portion, which has been a problem in the conventional RTP device or the like. In addition, when used in an RTP device, it is possible to control the temperature from the back surface of the semiconductor wafer by the light source below the chamber.

【0023】支持板10の寸法は、例えば、外径8イン
チ(200mm)のウエーハの場合、リング板幅が8m
m〜40mm、上面15部の幅が5mm〜30mm、載
置部14幅が3mm〜10mm、段差部13内径は半導
体ウェーハの外径より2mm〜6mm大きいの範囲で作
製するとよい。また、支持板10の円弧の一部分を除去
した切断部11は、幅が10mm〜40mmで真空チャ
ックアームを用いた半導体ウェーハの移載を容易にして
おり、前述のごとく、半導体ウェーハのオリエンテーシ
ョンフラット部に設定するのが望ましい。
As for the size of the support plate 10, for example, in the case of a wafer having an outer diameter of 8 inches (200 mm), the ring plate width is 8 m.
m to 40 mm, the width of the upper surface 15 is 5 mm to 30 mm, the width of the mounting portion 14 is 3 mm to 10 mm, and the inner diameter of the step portion 13 is preferably 2 mm to 6 mm larger than the outer diameter of the semiconductor wafer. Further, the cutting portion 11 in which a part of the circular arc of the support plate 10 is removed has a width of 10 mm to 40 mm to facilitate the transfer of the semiconductor wafer using the vacuum chuck arm, and as described above, the orientation flat portion of the semiconductor wafer. It is desirable to set to.

【0024】ウエーハ外径12インチ(300mm)の
場合、支持板10の寸法は、リング板幅が15mm〜1
7mm、上面15部の幅が5mm〜30mm、載置部1
4幅が10mm〜40mm、段差部13内径は半導体ウ
ェーハの外径より2mm〜6mm大きいの範囲で作製す
るとよく、また、切断部11は真空チャックアームを用
いた半導体ウェーハの移載を容易にするため、幅が10
mm〜40mmとするが、切断箇所をオリエンテーショ
ン用ノッチ相当部に設定する他、任意の箇所に設定でき
る。
When the outer diameter of the wafer is 12 inches (300 mm), the support plate 10 has a ring plate width of 15 mm to 1 mm.
7 mm, the width of the upper part 15 is 5 mm to 30 mm, and the placing part 1
4 width is 10 mm to 40 mm, and the step portion 13 inner diameter is preferably made 2 mm to 6 mm larger than the outer diameter of the semiconductor wafer, and the cutting portion 11 facilitates transfer of the semiconductor wafer using a vacuum chuck arm. Therefore, the width is 10
Although it is set to mm to 40 mm, the cutting position can be set to any position other than the orientation notch corresponding part.

【0025】また、この発明による縦型熱処理炉用の半
導体ウェーハ支持装置は、図8に示すごとく、前述した
図1の支持板10より脚ピン12を除いた支持板20の
外周の複数箇所、例えば3〜5本の支柱30によって支
持させ、複数の支持板20を例えば5mm〜18mmの
等間隔で並列となるように連結して構成される。
As shown in FIG. 8, the semiconductor wafer supporting apparatus for the vertical heat treatment furnace according to the present invention has a plurality of positions on the outer periphery of the supporting plate 20 excluding the leg pins 12 from the supporting plate 10 of FIG. For example, it is supported by three to five support columns 30, and a plurality of support plates 20 are connected in parallel at equal intervals of, for example, 5 mm to 18 mm.

【0026】各支持板20の本体たる上面25部にスリ
ップガードリングの効果を持たせ、段差部23の載置部
24との面接触によるウェーハ支持により半導体ウェー
ハの自重を分散させることでウェーハ支持部からのスリ
ップ発生を防止し、かつ載置される半導体ウェーハの形
状にあわせて形成されているウェーハ厚の段差部23に
よってパーティクルを発生させることなく支持板20か
らのウェーハ脱落を防止し、かつ、その円弧の一部分が
切断部21で切れているので真空チャックアームを用い
た半導体ウェーハの移載を容易にしている。
The upper surface 25 of the main body of each support plate 20 is provided with the effect of a slip guard ring, and the weight of the semiconductor wafer is dispersed by the wafer support by the surface contact of the stepped portion 23 with the mounting portion 24 to support the wafer. To prevent the occurrence of slips from the wafer, and to prevent the wafer from falling off the support plate 20 without generating particles due to the step portion 23 having a wafer thickness formed in accordance with the shape of the semiconductor wafer to be placed, and Since a part of the arc is cut at the cutting portion 21, the transfer of the semiconductor wafer using the vacuum chuck arm is facilitated.

【0027】また、載置収納される半導体ウェーハがシ
リコンウェーハの場合、前述した半導体ウェーハ支持装
置の支持板10,20の材質を、特に、単結晶シリコン
または多結晶シリコンまたは炭化シリコン(SiC)に
することにより、支持されるシリコンウェーハと支持板
の熱伝導率、熱膨張率、熱輻射率等の熱・光学的性質が
近くなるので、スリップ発生の抑制効果が大きくなる。
When the semiconductor wafer to be placed and housed is a silicon wafer, the material of the supporting plates 10 and 20 of the semiconductor wafer supporting apparatus described above is, in particular, single crystal silicon, polycrystalline silicon or silicon carbide (SiC). By doing so, thermal and optical properties such as thermal conductivity, thermal expansion coefficient, and thermal emissivity of the supported silicon wafer and the supporting plate become close to each other, so that the effect of suppressing the occurrence of slip becomes large.

【0028】[0028]

【実施例】【Example】

実施例1 ここでは、半導体ウェーハが外径8インチ(200m
m)シリコンウェーハであり、熱処理炉がRTP装置で
ある場合の実施例を示す。図6の支持板10は、厚み
(b)が1.225mmの材質が多結晶シリコンで作製
され、3つの脚ピン12によって支えられ、スリップガ
ードリングの効果を持つ上面15部分(c)が20mm
の長さで、シリコンウェーハの厚み分(0.725m
m)の段差を有する段差部13のウェーハと接触する載
置部14幅(d)は5mm、厚みは0.5mmで、この
段差部13はその内径孔内に収納されるウェーハの半径
よりも2mmだけ大きく作製したので、ウェーハが支持
板10内にちょうど納まり、ウェーハの上面が支持板1
0の上面15と同じ高さになる。また、切断部11幅
(e)は30mmである。
Example 1 Here, a semiconductor wafer has an outer diameter of 8 inches (200 m
m) An example in which the silicon wafer is used and the heat treatment furnace is an RTP device is shown. The support plate 10 of FIG. 6 is made of polycrystalline silicon having a thickness (b) of 1.225 mm, is supported by three leg pins 12, and has an upper surface 15 portion (c) having a slip guard ring effect of 20 mm.
Of the thickness of the silicon wafer (0.725 m
The width (d) of the mounting portion 14 in contact with the wafer of the stepped portion 13 having the step of m) is 5 mm and the thickness is 0.5 mm, and the stepped portion 13 is larger than the radius of the wafer accommodated in the inner diameter hole. Since the wafer is made larger by 2 mm, the wafer is just accommodated in the supporting plate 10 and the upper surface of the wafer is the supporting plate 1.
It has the same height as the upper surface 15 of 0. The width (e) of the cut portion 11 is 30 mm.

【0029】支持板10をかかる構成となすことによっ
て、シリコンウェーハの周辺部からのスリップの発生、
従来、RTP装置等で問題となっていたウェーハ支持部
でのウェーハ自重ストレスによるスリップの発生を大幅
に低減することができ、従来の3点ピン支持、図4に示
すごときリング板に載置するものに比較して、スリップ
の発生がなかった。また、RTP装置で用いる場合のチ
ャンバー下部光源による半導体ウェーハ裏面からの温度
制御が可能であることを確認した。
By the support plate 10 having such a structure, the occurrence of slip from the peripheral portion of the silicon wafer,
It is possible to significantly reduce the occurrence of slip due to the wafer's own weight stress at the wafer supporting portion, which has been a problem in the conventional RTP device, and the conventional three-point pin support is mounted on the ring plate as shown in FIG. There was no slip compared to the one. Further, it was confirmed that the temperature control from the back surface of the semiconductor wafer was possible by the light source at the bottom of the chamber when used in the RTP device.

【0030】実施例2 図7の支持板10は、図1の実施例1のものと同寸法の
RTP装置用のものであるが、スリップガードリングの
効果を持つ上面15部と半導体ウェーハと接触する載置
部14部分を別部材の接着されており、上面15部厚み
(a)が半導体ウェーハと同じ厚みで、載置部14部分
厚みが0.5mmで両者の接合部厚みは1.225mm
である。スリップガードリングの効果を持つ上面15部
分が載置される半導体ウェーハと同じ厚みになっている
ことで、その支持される半導体ウェーハとスリップガー
ドリングの熱容量等の特性がより近付き、スリップ発生
防止効果が増すことを確認した。
Example 2 The support plate 10 of FIG. 7 is for an RTP apparatus having the same size as that of the example 1 of FIG. 1, but the upper surface 15 having the effect of a slip guard ring is in contact with the semiconductor wafer. The mounting portion 14 portion is bonded to another member, the upper surface 15 portion thickness (a) is the same as that of the semiconductor wafer, the mounting portion 14 portion thickness is 0.5 mm, and the joining portion thickness is 1.225 mm.
It is. Since the upper surface portion 15 having the effect of the slip guard ring has the same thickness as the semiconductor wafer to be mounted, the characteristics such as the heat capacity of the supported semiconductor wafer and the slip guard ring become closer to each other, and the slip occurrence prevention effect It was confirmed that

【0031】実施例3 図8は8インチ(200mm)外径のシリコンウェーハ
を縦型バッチ式熱処理炉で熱処理する際の半導体ウェー
ハ支持装置を示している、各支持板20は実施例1また
は実施例2の支持板10と同様構成であるが、スリップ
ガードリング部の上面25の長さが8mmの支持板20
を複数枚有していて、各支持板20が3本の支柱30に
よって6mmの等間隔をあけて保持、連結されている。
Example 3 FIG. 8 shows a semiconductor wafer supporting apparatus for heat-treating a silicon wafer having an outer diameter of 8 inches (200 mm) in a vertical batch type heat treatment furnace. A support plate 20 having the same structure as the support plate 10 of Example 2, but having an upper surface 25 of the slip guard ring portion having a length of 8 mm.
, And each support plate 20 is held and connected by three columns 30 at equal intervals of 6 mm.

【0032】[0032]

【発明の効果】この発明による半導体ウェーハ支持装置
は、実施例に明らかなように、半導体熱処理装置におい
て、半導体ウェーハの周辺部および支持部分でのスリッ
プ発生を防止し、真空チャックアームを用いた半導体ウ
ェーハの移載を容易にし、支持板からのウェーハ脱落を
防止し、また、支持板の熱容量が小さいために昇温、降
温速度が低下せず、RTP装置で用いる場合におけるチ
ャンバー下部光源による半導体ウェーハ裏面からの温度
制御を可能とする優れた効果がある。
As is apparent from the embodiments, the semiconductor wafer supporting apparatus according to the present invention prevents the occurrence of slips at the peripheral portion and the supporting portion of the semiconductor wafer in the semiconductor heat treatment apparatus, and uses a semiconductor device using a vacuum chuck arm. A semiconductor wafer with a chamber lower light source for facilitating the transfer of wafers, preventing the wafers from falling off the supporting plate, and not lowering the temperature rising and cooling rates due to the small heat capacity of the supporting plate when used in an RTP device. It has an excellent effect of enabling temperature control from the back surface.

【図面の簡単な説明】[Brief description of drawings]

【図1】この発明による半導体ウェーハ支持装置の要部
構成を示す説明図であり、Aは縦断面図、Bは上面図で
ある。
FIG. 1 is an explanatory view showing a main part configuration of a semiconductor wafer supporting apparatus according to the present invention, in which A is a longitudinal sectional view and B is a top view.

【図2】3点ピン支持方式のRTP装置で発生するスリ
ップの概念を示す半導体ウェーハの説明図である。
FIG. 2 is an explanatory diagram of a semiconductor wafer showing a concept of slip that occurs in a three-point pin support type RTP device.

【図3】縦型拡散炉で発生するスリップの概念を示す半
導体ウェーハの説明図である。
FIG. 3 is an explanatory diagram of a semiconductor wafer showing a concept of slip generated in a vertical diffusion furnace.

【図4】ウェーハ支持板(スリップガードリング部)と
半導体ウェーハの上面が一致していない場合の半導体ウ
ェーハからの熱放射の概念を示す説明図である。
FIG. 4 is an explanatory diagram showing the concept of heat radiation from the semiconductor wafer when the wafer support plate (slip guard ring portion) and the upper surface of the semiconductor wafer do not coincide.

【図5】この発明による半導体ウェーハ支持装置を用い
た場合の半導体ウェーハからの熱放射の概念を示す説明
図である。
FIG. 5 is an explanatory view showing the concept of heat radiation from a semiconductor wafer when the semiconductor wafer supporting device according to the present invention is used.

【図6】この発明による半導体ウェーハ支持装置の要部
構成を示す説明図であり、Aは縦断面図、Bは上面図で
ある。
6A and 6B are explanatory views showing a main part configuration of a semiconductor wafer supporting apparatus according to the present invention, in which A is a longitudinal sectional view and B is a top view.

【図7】この発明による他の半導体ウェーハ支持装置の
要部構成を示す説明図であり、Aは縦断面図、Bは上面
図である。
7A and 7B are explanatory views showing a main part configuration of another semiconductor wafer supporting apparatus according to the present invention, in which A is a longitudinal sectional view and B is a top view.

【図8】この発明による半導体ウェーハ支持装置の構成
を示す斜視説明図である。
FIG. 8 is a perspective explanatory view showing a configuration of a semiconductor wafer supporting device according to the present invention.

【符号の説明】[Explanation of symbols]

1 半導体ウェーハ 2 支持部位置 3 ウェーハ支持板 10,20 支持板 11,21 切断部 12 脚ピン 13,23 段差部 14,24 載置部 15,25 上面 30 支柱 1 Semiconductor Wafer 2 Support Position 3 Wafer Support Plate 10,20 Support Plate 11,21 Cutting Section 12 Leg Pins 13,23 Stepped Section 14,24 Mounting Section 15,25 Top 30 Pillar

Claims (3)

【特許請求の範囲】[Claims] 【請求項1】 載置する半導体ウェーハの外径よりも大
きな外径を有し、内径部が載置する半導体ウェーハ外周
と相似形でかつその内径が半導体ウェーハの外径よりも
小さなリング板状で、その円弧の一部が切断された形状
からなり、複数の脚で支持され、半導体ウェーハの外周
部裏面と接触する支持板内周部が、半導体ウェーハと接
触しない支持板の周辺部の上面よりも半導体ウェーハの
厚み分だけ階段状に段差がある半導体ウェーハ支持装
置。
1. A ring plate shape having an outer diameter larger than that of a semiconductor wafer to be mounted, and an inner diameter portion having a shape similar to the outer periphery of the semiconductor wafer to be mounted and having an inner diameter smaller than the outer diameter of the semiconductor wafer. The inner circumference of the support plate, which is formed by cutting a part of the arc and is supported by a plurality of legs, and which contacts the back surface of the outer circumference of the semiconductor wafer, is the upper surface of the periphery of the support plate that does not contact the semiconductor wafer. A semiconductor wafer support device that has a step-like step by the thickness of the semiconductor wafer.
【請求項2】 載置する半導体ウェーハの外径よりも大
きな外径を有し、内径部が載置する半導体ウェーハ外周
と相似形でかつその内径が半導体ウェーハの外径よりも
小さなリング板状で、その円弧の一部が切断された形状
からなり、半導体ウェーハの外周部裏面と接触する支持
板内周部が、半導体ウェーハと接触しない支持板の周辺
部の上面よりも半導体ウェーハの厚み分だけ階段状に段
差がある支持板を、所定間隔で複数並列させてその外周
部の複数箇所を支柱で支持した半導体ウェーハ支持装
置。
2. A ring plate shape having an outer diameter larger than that of a semiconductor wafer to be mounted, an inner diameter portion of which is similar to the outer periphery of the semiconductor wafer to be mounted, and whose inner diameter is smaller than the outer diameter of the semiconductor wafer. The part of the arc is formed by cutting a part of the arc, and the inner periphery of the support plate that contacts the back surface of the outer periphery of the semiconductor wafer is equal to the thickness of the semiconductor wafer than the upper surface of the periphery of the support plate that does not contact the semiconductor wafer. A semiconductor wafer support device in which a plurality of support plates each having only a step in a stepped manner are arranged in parallel at predetermined intervals, and a plurality of outer peripheral portions are supported by columns.
【請求項3】 請求項1又は請求項2において、半導体
ウェーハがシリコンウェーハであって、支持板部材を単
結晶シリコンまたは多結晶シリコンまたは炭化シリコン
によって形成した半導体ウェーハ支持装置。
3. The semiconductor wafer supporting device according to claim 1, wherein the semiconductor wafer is a silicon wafer, and the supporting plate member is formed of single crystal silicon, polycrystalline silicon, or silicon carbide.
JP2188996A 1996-01-12 1996-01-12 Semiconductor wafer supporting device Pending JPH09199437A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2188996A JPH09199437A (en) 1996-01-12 1996-01-12 Semiconductor wafer supporting device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2188996A JPH09199437A (en) 1996-01-12 1996-01-12 Semiconductor wafer supporting device

Publications (1)

Publication Number Publication Date
JPH09199437A true JPH09199437A (en) 1997-07-31

Family

ID=12067685

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2188996A Pending JPH09199437A (en) 1996-01-12 1996-01-12 Semiconductor wafer supporting device

Country Status (1)

Country Link
JP (1) JPH09199437A (en)

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR19990074254A (en) * 1998-03-09 1999-10-05 윤종용 Oven with hot plate to prevent wafer slip
JP2000058470A (en) * 1998-08-07 2000-02-25 Ushio Inc Gourd ring of light irradiation system heating equipment
JP2002503884A (en) * 1998-02-11 2002-02-05 アプライド マテリアルズ インコーポレイテッド Substrate support for heat treatment chamber
US6799940B2 (en) 2002-12-05 2004-10-05 Tokyo Electron Limited Removable semiconductor wafer susceptor
KR100475011B1 (en) * 1997-09-22 2005-05-16 삼성전자주식회사 Thin film formation apparatus, method for manufacturing the same and for forming a thin film using the same
US7022192B2 (en) 2002-09-04 2006-04-04 Tokyo Electron Limited Semiconductor wafer susceptor
KR100574915B1 (en) * 1999-04-06 2006-04-28 삼성전자주식회사 Plasma chamber for preventing a abnormal abrasion of focus ring
JP2006245252A (en) * 2005-03-03 2006-09-14 Dainippon Printing Co Ltd Jig for placing silicon wafer, and surface shape detecting method for fine structure
JP2007265971A (en) * 2006-02-28 2007-10-11 Sii Nanotechnology Inc Wafer holder and sample preparation device
JP2010034372A (en) * 2008-07-30 2010-02-12 Sumco Corp Susceptor for vapor deposition apparatus, and vapor deposition apparatus
US7661544B2 (en) 2007-02-01 2010-02-16 Tokyo Electron Limited Semiconductor wafer boat for batch processing
KR20170012359A (en) * 2014-05-21 2017-02-02 어플라이드 머티어리얼스, 인코포레이티드 Thermal processing susceptor

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100475011B1 (en) * 1997-09-22 2005-05-16 삼성전자주식회사 Thin film formation apparatus, method for manufacturing the same and for forming a thin film using the same
JP2002503884A (en) * 1998-02-11 2002-02-05 アプライド マテリアルズ インコーポレイテッド Substrate support for heat treatment chamber
KR19990074254A (en) * 1998-03-09 1999-10-05 윤종용 Oven with hot plate to prevent wafer slip
JP2000058470A (en) * 1998-08-07 2000-02-25 Ushio Inc Gourd ring of light irradiation system heating equipment
KR100574915B1 (en) * 1999-04-06 2006-04-28 삼성전자주식회사 Plasma chamber for preventing a abnormal abrasion of focus ring
US7022192B2 (en) 2002-09-04 2006-04-04 Tokyo Electron Limited Semiconductor wafer susceptor
US6799940B2 (en) 2002-12-05 2004-10-05 Tokyo Electron Limited Removable semiconductor wafer susceptor
JP4522889B2 (en) * 2005-03-03 2010-08-11 大日本印刷株式会社 Silicon wafer mounting jig and surface shape detection method of fine structure
JP2006245252A (en) * 2005-03-03 2006-09-14 Dainippon Printing Co Ltd Jig for placing silicon wafer, and surface shape detecting method for fine structure
JP2007265971A (en) * 2006-02-28 2007-10-11 Sii Nanotechnology Inc Wafer holder and sample preparation device
US7661544B2 (en) 2007-02-01 2010-02-16 Tokyo Electron Limited Semiconductor wafer boat for batch processing
JP2010034372A (en) * 2008-07-30 2010-02-12 Sumco Corp Susceptor for vapor deposition apparatus, and vapor deposition apparatus
KR20170012359A (en) * 2014-05-21 2017-02-02 어플라이드 머티어리얼스, 인코포레이티드 Thermal processing susceptor
CN106463445A (en) * 2014-05-21 2017-02-22 应用材料公司 Thermal processing susceptor
US10930543B2 (en) 2014-05-21 2021-02-23 Applied Materials, Inc. Thermal processing susceptor
US11848226B2 (en) 2014-05-21 2023-12-19 Applied Materials, Inc. Thermal processing susceptor

Similar Documents

Publication Publication Date Title
JP3234576B2 (en) Wafer support device in semiconductor manufacturing equipment
KR100883285B1 (en) Assembly comprising heat distributing plate and edge support
JP2005530335A (en) Process and system for heating a semiconductor substrate in a processing chamber including a susceptor
JP2001525997A (en) Processing equipment
WO2001084622A1 (en) Wafer supporting device of semiconductor manufacturing device
JPH09199437A (en) Semiconductor wafer supporting device
JPH10335435A (en) Chemical vapor deposition for single wafer and quartz pin lift for etching process chamber
US20090127746A1 (en) Heat treatment jig and heat treatment method for silicon wafer
JP3377996B1 (en) Heat treatment boat and vertical heat treatment equipment
JPH09199438A (en) Heat treating jig
JPH0745691A (en) Wafer holder
JP4003906B2 (en) Silicon single crystal semiconductor wafer heat treatment jig and silicon single crystal semiconductor wafer heat treatment apparatus using the same
JP3357311B2 (en) Wafer support device in semiconductor manufacturing equipment
JPH05238882A (en) Susceptor for vapor growth
WO2001031700A1 (en) Wafer holder and epitaxial growth device
JP2971818B2 (en) Wafer heat treatment equipment
JP3777964B2 (en) Substrate support for heat treatment
JP3867509B2 (en) Horizontal heat treatment furnace boat and heat treatment method
JP3297267B2 (en) Heat treatment wafer boat and heat treatment apparatus using the same
JP2004079676A (en) Wafer holder
JPH07118465B2 (en) Susceptor for vertical epitaxial device
JPH0661165A (en) Heat treatment device
JP2003224082A (en) Silicon ring for holding silicon wafer in light irradiation thermal treatment equipment
KR100533586B1 (en) Wafer holder for supporting semiconductor wafer
JP5218039B2 (en) Vapor growth equipment

Legal Events

Date Code Title Description
A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20040415