JPH0832197A - Multilayer copper-clad laminated board with built-in capacitor, and copper-clad laminated board - Google Patents

Multilayer copper-clad laminated board with built-in capacitor, and copper-clad laminated board

Info

Publication number
JPH0832197A
JPH0832197A JP6186774A JP18677494A JPH0832197A JP H0832197 A JPH0832197 A JP H0832197A JP 6186774 A JP6186774 A JP 6186774A JP 18677494 A JP18677494 A JP 18677494A JP H0832197 A JPH0832197 A JP H0832197A
Authority
JP
Japan
Prior art keywords
capacitor
copper
built
prepreg
clad laminate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP6186774A
Other languages
Japanese (ja)
Other versions
JP3710835B2 (en
Inventor
Hiroshi Fukukawa
弘 福川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Chemical Corp
Original Assignee
Toshiba Chemical Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Chemical Corp filed Critical Toshiba Chemical Corp
Priority to JP18677494A priority Critical patent/JP3710835B2/en
Publication of JPH0832197A publication Critical patent/JPH0832197A/en
Application granted granted Critical
Publication of JP3710835B2 publication Critical patent/JP3710835B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Parts Printed On Printed Circuit Boards (AREA)
  • Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

PURPOSE:To provide a board which is excellent in high frequency property and is capable of high-density mounting and is suitable for small-sized light- weight electronic apparatus. CONSTITUTION:This is a multilayer copper-clad laminated board 10 with a built-in capacitor being constituted by laying a second prepreg 8 and an outer layer copper foil 9 on top of each other of an inner-layer board 7, where an inner-layer circuit 6 is made by processing a copper-lined laminated 5 with a built-in capacitor being constituted by laying copper foils 2 on both sides of the first prepreg 1 provided with a hole wherein high dielectric ceramic 4 is bonded by preheating, and then, pressurizing and heating them all together thereby uniting them. Moreover, this is a copper-clad laminated board 5 with a built-in capacitor used for the manufacture of the multilayer copper-clad laminated board.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、高周波特性、高密度実
装に優れた、コンデンサー内蔵の多層銅張積層板及び銅
張積層板に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a multilayer copper clad laminate having a built-in capacitor and a copper clad laminate excellent in high frequency characteristics and high density mounting.

【0002】[0002]

【従来の技術】電子機器の小形化指向によりプリント配
線板は、配線密度が高密度化するとともに実装部品も小
形化・高集積化の傾向にあり、そのため近接した信号線
の影響が無視できなくなってきた。さらに、素子の信号
処理速度の高速化により電源アース間にはパルス状の大
電流が流れ、共通インピーダンスノイズによる素子相互
間の干渉を原因とする回路の誤動作や放射ノイズの発生
等が問題にされてきた。
2. Description of the Related Art Due to the trend toward miniaturization of electronic equipment, printed wiring boards have a higher wiring density and mounting components tend to be smaller and highly integrated. Therefore, the influence of adjacent signal lines cannot be ignored. Came. Furthermore, due to the faster signal processing speed of the elements, a large pulsed current flows between the power supply grounds, causing problems such as circuit malfunction and radiation noise caused by interference between elements due to common impedance noise. Came.

【0003】これらのノイズ対策のため、内層に電源ア
ース層を用いた多層プリント配線板が採用され、さらに
デカップリングコンデンサーの選択によって共通インピ
ーダンスノイズ対策がとられている。ここで使用されて
いるコンデンサーには、表面実装部品を使用して電源ル
ープ面積をなるべく小さくしたり、周波数特性のよいも
のが採用されている。
As a countermeasure against these noises, a multilayer printed wiring board using a power source ground layer as an inner layer is adopted, and a common impedance noise countermeasure is taken by selecting a decoupling capacitor. As the capacitor used here, a surface mount component is used to reduce the power supply loop area as much as possible, or a capacitor having good frequency characteristics is adopted.

【0004】[0004]

【発明が解決しようとする課題】ところが、さらに小形
化が進み超高密度実装の段階になると、実装のコスト面
から部品サイズや点数の制約の問題が出てきた。
However, when the miniaturization is further advanced and the stage of ultra-high density mounting is reached, the problem of restriction of component size and the number of points has arisen from the viewpoint of mounting cost.

【0005】本発明は、上記の問題を解決するためにな
されたもので、高周波特性に優れ、デカップリングコン
デンサーが不要となり、そして表面に実装する部品点数
を減少することが可能となるという、いわば高密度実装
に優れたコンデンサー内蔵多層銅張積層板とコンデンサ
ー内蔵銅張積層板とを提供しようとするものである。
The present invention has been made in order to solve the above-mentioned problems, is excellent in high frequency characteristics, does not require a decoupling capacitor, and can reduce the number of parts to be mounted on the surface. It is intended to provide a multilayer copper clad laminate with a built-in capacitor and a copper clad laminate with a built-in capacitor which are excellent in high-density mounting.

【0006】[0006]

【課題を解決するための手段】本発明者らは、上記の目
的を達成しようと鋭意研究を重ね、銅張積層板の電源層
とグランド層との間にコンデンサー機能を内蔵すること
によって、上記の目的を達成できることを見いだし、本
発明を完成したものである。
DISCLOSURE OF THE INVENTION The inventors of the present invention have conducted extensive studies to achieve the above object, and by incorporating a capacitor function between a power supply layer and a ground layer of a copper clad laminate, The present invention has been completed by discovering that the above object can be achieved.

【0007】即ち、本発明は、穴を明けた第一プリプレ
グに高誘電体セラミックスを嵌め込み、予備加熱をして
該高誘電体セラミックスを融着させた第一プリプレグの
両面に、銅箔を重ね加熱加圧一体に成形してなるコンデ
ンサー内蔵銅張積層板を加工して内層回路が形成された
内層板に対し、第二プリプレグ、外層銅箔を重ね合わせ
加熱加圧一体に成形してなるコンデンサー内蔵多層銅張
積層板である。また、その多層銅張積層板の製造に用い
るコンデンサー内蔵銅張積層板である。
That is, according to the present invention, a high dielectric ceramic is fitted into a first prepreg having a hole, and preheated so that copper foil is superposed on both surfaces of the first prepreg fused with the high dielectric ceramic. Capacitor formed by heating and pressurizing integrally. Capacitor formed by processing the copper clad laminate with built-in capacitor and stacking the second prepreg and outer layer copper foil on the inner layer plate on which the internal circuit is formed. Built-in multilayer copper clad laminate. Further, it is a copper clad laminate with a built-in capacitor used for manufacturing the multilayer copper clad laminate.

【0008】以下、本発明を詳細に説明する。The present invention will be described in detail below.

【0009】本発明に使用する高誘電体セラミックスと
しては、二酸化チタン系セラミックス、チタン酸バリウ
ム系セラミックス、チタン酸鉛系セラミックス、チタン
酸ストロンチウム系セラミックス、チタン酸カルシウム
系セラミックス、チタン酸ビスマス系セラミックス、チ
タン酸マグネシウム系セラミックス、ジルコン酸鉛系セ
ラミックス等が挙げられ、これらは単独のセラミック又
は少なくとも2 種を混合し若しくは焼結したセラミック
として使用することができる。
The high dielectric ceramics used in the present invention include titanium dioxide ceramics, barium titanate ceramics, lead titanate ceramics, strontium titanate ceramics, calcium titanate ceramics, bismuth titanate ceramics, Examples thereof include magnesium titanate-based ceramics and lead zirconate-based ceramics, which can be used as a single ceramic or as a ceramic obtained by mixing or sintering at least two kinds.

【0010】本発明に使用する第一プリプレグとして
は、ガラスエポキシ、ガラスポリイミド等一般にプリン
ト配線板に用いられるプリプレグを使用することができ
る。
As the first prepreg used in the present invention, prepreg generally used for printed wiring boards such as glass epoxy and glass polyimide can be used.

【0011】本発明に使用する銅箔としては、プリント
基板用として通常使用されているものを使用することが
できる。
As the copper foil used in the present invention, those usually used for printed circuit boards can be used.

【0012】次にコンデンサー内蔵多層銅張積層板の製
造方法について説明する。
Next, a method of manufacturing a multilayer copper clad laminate with a built-in capacitor will be described.

【0013】まず、第一プリプレグのコンデンサー内蔵
設置部分となる位置に、パンチング、ドリル等で穴をあ
ける。この穴明き第一プリプレグを銅箔上に載せて、穴
部分に高誘電体セラミックスを嵌め込み、熱反射体とし
てアルミニウム蒸着フィルムを重ね合わせ熱プレス熱板
上で高誘電体セラミックスを融着させる。その後アルミ
ニウム蒸着フィルムを除去し、第一プリプレグの上面に
も銅箔を重ねて加熱加圧一体に成形して、コンデンサー
内蔵銅張積層板を製造することができる。
First, a hole is punched or punched at a position of the first prepreg where the capacitor is installed. This perforated first prepreg is placed on a copper foil, a high dielectric ceramic is fitted in the hole portion, an aluminum vapor deposition film is superposed as a heat reflector, and the high dielectric ceramic is fused on a hot press hot plate. After that, the aluminum vapor deposition film is removed, and a copper foil is also laminated on the upper surface of the first prepreg and integrally molded by heating and pressurization, whereby a copper clad laminate with a built-in capacitor can be manufactured.

【0014】また、前記のようにして製造したコンデン
サー内蔵銅張積層板の銅箔に、常法により内層回路を形
成して内層板を作る。この内層板に表面処理を施した
後、第二プリプレグおよび外層銅箔を重ね合わせ加熱加
圧一体に成形して、コンデンサー内蔵多層銅張積層板を
製造することができる。このコンデンサー内蔵多層銅張
積層板には、常法によりスルーホール穴、外層回路パタ
ーン等を形成して、コンデンサー内蔵多層プリント配線
板を製造することができる。コンデンサー内蔵多層銅張
積層板は、電子機器の小型軽量化に対応した高密度実装
基板として、電子機器全般に使用することができる。
Further, an inner layer circuit is formed in the copper foil of the copper clad laminate with a built-in capacitor manufactured as described above by a conventional method to form an inner layer plate. After subjecting the inner layer plate to the surface treatment, the second prepreg and the outer layer copper foil are laminated and integrally molded by heating and pressing, whereby a multilayer copper clad laminate with a built-in capacitor can be manufactured. Through-holes, outer layer circuit patterns, and the like are formed in the multilayer copper clad laminate with a built-in capacitor by a conventional method to manufacture a multilayer printed wiring board with a built-in capacitor. The multilayer copper clad laminate with a built-in capacitor can be used in a wide range of electronic equipment as a high-density mounting board that can be made smaller and lighter.

【0015】[0015]

【作用】本発明のコンデンサー内蔵多層銅張積層板は、
基板内部にコンデンサーを内蔵したことによって表面に
実装される部品点数を減少させることができ、また、電
源層とグランド層との間に高誘電体を形成させることに
よって、高周波ノイズに対する良好な特性を得ることが
できるものである。
[Function] The multilayer copper clad laminate with a built-in capacitor of the present invention is
By incorporating a capacitor inside the board, the number of parts mounted on the surface can be reduced, and by forming a high dielectric between the power supply layer and the ground layer, good characteristics against high frequency noise can be obtained. Is what you can get.

【0016】[0016]

【実施例】次に本発明を実施例よって図面を用いて説明
する。
The present invention will be described below with reference to the accompanying drawings.

【0017】実施例 図1(a )〜(g )は、本発明のコンデンサー内蔵銅張
積層板およびコンデンサー内蔵多層銅張積層板の製造方
法を説明するための概略断面図である。
EXAMPLE FIGS. 1 (a) to 1 (g) are schematic cross-sectional views for explaining a method of manufacturing a capacitor-embedded copper-clad laminate and a capacitor-embedded multilayer copper-clad laminate of the present invention.

【0018】まず、ガラスエポキシやガラスポリイミド
のようなプリプレグを用意し、コンデンサー内蔵設計位
置にパンチングやドリル等で図1(a )に示したように
穴明けを行って穴明き第一プリプレグ1をつくる。次に
図1(b )に示したように銅箔2上に、前記のようにし
て作った第一プリプレグ1を載せ、第一プリプレグ1の
穴3に高誘電体セラミックス4を嵌め込む。この上にア
ルミニウム蒸着フィルム、セパニウム(サンアルミ社
製、商品名)を重ね合わせ熱プレス上で高誘電体セラミ
ックス4を融着させた。こうして得た高誘電体セラミッ
クス4を嵌め込んだ第一プリプレグの両側に銅箔2を重
ね合わせて、加熱加圧一体に成形してコンデンサー内蔵
の銅張積層板5を製造した。これを図1(c )に示し
た。
First, a prepreg such as glass epoxy or glass polyimide is prepared, and the first prepreg 1 is punched by punching or drilling at the designed position where the capacitor is built in as shown in FIG. 1 (a). To make. Next, as shown in FIG. 1B, the first prepreg 1 made as described above is placed on the copper foil 2, and the high dielectric ceramics 4 is fitted into the hole 3 of the first prepreg 1. An aluminum vapor-deposited film, cepanium (manufactured by Sun Aluminum Co., Ltd., trade name) were superposed on this, and the high dielectric ceramics 4 was fused on a hot press. The copper foil 2 was superposed on both sides of the first prepreg in which the high-dielectric ceramics 4 thus obtained was fitted and integrally molded by heating and pressuring to manufacture a copper clad laminate 5 with a built-in capacitor. This is shown in FIG. 1 (c).

【0019】次にこのコンデンサー内蔵の銅張積層板5
に所定の回路6を形成して図1(d)に示したように内
層板7を製造した。この内層板7に表面処理を施してそ
の両側にプリプレグ8および外層銅箔9を配置した。こ
の積層配置を示したのが図1(e )である。図1(e )
に示した構成で加熱加圧一体に成形して図1(f )のよ
うなコンデンサー内蔵多層銅張積層板10を製造した。
この多層銅張積層板10に穴明けメッキを施してスルー
ホール11を形成し、さらに外層回路12を形成してコ
ンデンサー内蔵の多層プリント配線板13を製造した。
この配線板13は高周波ノイズ特性に優れており、かつ
表面に高密度実装が可能であった。
Next, this copper-clad laminate 5 with built-in capacitor
A predetermined circuit 6 is formed on the inner layer plate 7 as shown in FIG. 1 (d). The inner layer plate 7 was subjected to a surface treatment, and the prepreg 8 and the outer layer copper foil 9 were arranged on both sides thereof. This stacking arrangement is shown in FIG. 1 (e). Figure 1 (e)
A multilayer copper clad laminate 10 with a built-in capacitor as shown in FIG. 1 (f) was manufactured by heating and pressurizing integrally with the structure shown in FIG.
This multilayer copper clad laminate 10 was subjected to perforation plating to form through holes 11, and then an outer layer circuit 12 was formed to manufacture a multilayer printed wiring board 13 with a built-in capacitor.
This wiring board 13 was excellent in high frequency noise characteristics and could be mounted on the surface with high density.

【0020】[0020]

【発明の効果】以上の説明から明らかなように、本発明
のコンデンサー内蔵銅張積層板およびコンデンサー内蔵
多層銅張積層板は、高周波ノイズ対策に優れ、より高密
度実装が可能で、電子機器の小型軽量化に好適なもので
ある。
As is clear from the above description, the capacitor-embedded copper clad laminate and the capacitor-embedded multilayer copper clad laminate of the present invention are excellent in high frequency noise countermeasures, can be mounted at a higher density, and can be used in electronic devices. It is suitable for reduction in size and weight.

【図面の簡単な説明】[Brief description of drawings]

【図1】図1(a )〜(g )は、本発明のコンデンサー
内蔵銅張積層板およびコンデンサー内蔵多層銅張積層板
の製造方法を説明するための概略断面図である。
1 (a) to 1 (g) are schematic cross-sectional views for explaining a method of manufacturing a capacitor-embedded copper-clad laminate and a capacitor-embedded multilayer copper-clad laminate of the present invention.

【符号の説明】[Explanation of symbols]

1 穴明き第一プリプレグ 2 銅箔 3 穴 4 高誘電体セラミックス 5 コンデンサー内蔵銅張積層板 6 内層回路 7 内層板 8 第二プリプレグ 9 外層銅箔 10 コンデンサー内蔵多層銅張積層板 11 スルーホール 12 外層回路 13 コンデンサー内蔵多層プリント配線板 1 Hole 1st prepreg 2 Copper foil 3 Hole 4 High dielectric ceramics 5 Copper clad laminate with built-in capacitor 6 Inner layer circuit 7 Inner layer board 8 Second prepreg 9 Outer layer copper foil 10 Multilayer copper clad laminate 11 with built-in capacitor 11 Through hole 12 Outer layer circuit 13 Multilayer printed wiring board with built-in capacitor

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 穴を明けた第一プリプレグに高誘電体セ
ラミックスを嵌め込み、予備加熱をして該高誘電体セラ
ミックスを融着させた第一プリプレグの両面に、銅箔を
重ね加熱加圧一体に成形してなるコンデンサー内蔵銅張
積層板を加工して内層回路が形成された内層板に対し、
第二プリプレグ、外層銅箔を重ね合わせ加熱加圧一体に
成形してなるコンデンサー内蔵多層銅張積層板。
1. A copper foil is superposed on both surfaces of a first prepreg in which a high dielectric ceramic is fitted into a first prepreg having a hole and preheated to fuse the high dielectric ceramic. For the inner layer board on which the inner layer circuit is formed by processing the capacitor built copper clad laminate formed by
A multilayer copper clad laminate with a built-in capacitor, which is formed by stacking a second prepreg and an outer layer copper foil and integrally molding them under heating and pressure.
【請求項2】 穴を明けた第一プリプレグに高誘電体セ
ラミックスを嵌め込み、予備加熱をして該高誘電体セラ
ミックスを融着させた第一プリプレグの両面に、銅箔を
重ね加熱加圧一体に成形してなることを特徴とするコン
デンサー内蔵銅張積層板。
2. A high dielectric ceramic is fitted into a perforated first prepreg, preheated and copper foil is superposed on both surfaces of the first prepreg fused with the high dielectric ceramic by heating and pressing. A copper clad laminate with a built-in capacitor, which is formed by molding.
JP18677494A 1994-07-15 1994-07-15 Multilayer copper clad laminate with built-in capacitor and method for producing copper clad laminate Expired - Fee Related JP3710835B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18677494A JP3710835B2 (en) 1994-07-15 1994-07-15 Multilayer copper clad laminate with built-in capacitor and method for producing copper clad laminate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18677494A JP3710835B2 (en) 1994-07-15 1994-07-15 Multilayer copper clad laminate with built-in capacitor and method for producing copper clad laminate

Publications (2)

Publication Number Publication Date
JPH0832197A true JPH0832197A (en) 1996-02-02
JP3710835B2 JP3710835B2 (en) 2005-10-26

Family

ID=16194392

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18677494A Expired - Fee Related JP3710835B2 (en) 1994-07-15 1994-07-15 Multilayer copper clad laminate with built-in capacitor and method for producing copper clad laminate

Country Status (1)

Country Link
JP (1) JP3710835B2 (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001015928A (en) * 1999-07-02 2001-01-19 Ibiden Co Ltd Multilayer printed wiring board and its manufacture
JP2001189541A (en) * 1999-09-23 2001-07-10 Morton Internatl Inc Method for forming of electric circuitry
JP2005302854A (en) * 2004-04-08 2005-10-27 Fujikura Ltd Double-sided board with built-in components, double-sided wiring board with built-in components, and its manufacturing method
WO2006134914A1 (en) * 2005-06-13 2006-12-21 Ibiden Co., Ltd. Printed wiring board
WO2006134977A1 (en) * 2005-06-15 2006-12-21 Ibiden Co., Ltd. Multilayer printed wiring board
JP2007049096A (en) * 2005-08-12 2007-02-22 Nec Corp Printed circuit board, semiconductor package, semiconductor device, and electronic apparatus
KR100861618B1 (en) * 2007-03-02 2008-10-07 삼성전기주식회사 Printed circuit board for improving tolerance of embedded capacitors, and process for manufacturing the same

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001015928A (en) * 1999-07-02 2001-01-19 Ibiden Co Ltd Multilayer printed wiring board and its manufacture
JP2001189541A (en) * 1999-09-23 2001-07-10 Morton Internatl Inc Method for forming of electric circuitry
JP2005302854A (en) * 2004-04-08 2005-10-27 Fujikura Ltd Double-sided board with built-in components, double-sided wiring board with built-in components, and its manufacturing method
WO2006134914A1 (en) * 2005-06-13 2006-12-21 Ibiden Co., Ltd. Printed wiring board
US8164920B2 (en) 2005-06-13 2012-04-24 Ibiden Co., Ltd. Printed wiring board
WO2006134977A1 (en) * 2005-06-15 2006-12-21 Ibiden Co., Ltd. Multilayer printed wiring board
US7649748B2 (en) 2005-06-15 2010-01-19 Ibiden Co., Ltd. Multilayer printed wiring board
US7817440B2 (en) 2005-06-15 2010-10-19 Ibiden Co., Ltd. Multilayer printed wiring board
JP5095398B2 (en) * 2005-06-15 2012-12-12 イビデン株式会社 Multilayer printed wiring board
JP2007049096A (en) * 2005-08-12 2007-02-22 Nec Corp Printed circuit board, semiconductor package, semiconductor device, and electronic apparatus
KR100861618B1 (en) * 2007-03-02 2008-10-07 삼성전기주식회사 Printed circuit board for improving tolerance of embedded capacitors, and process for manufacturing the same

Also Published As

Publication number Publication date
JP3710835B2 (en) 2005-10-26

Similar Documents

Publication Publication Date Title
JP2874329B2 (en) Method for manufacturing multilayer printed wiring board
JP4287733B2 (en) Multi-layer printed wiring board with built-in electronic components
KR20030057284A (en) Multi-layered printed wiring board having via holes, circuit module comprising circuit elements mounted on the multi-layered printed wiring board, and method of manufacturing the multi-layered printed wiring board
JP3309522B2 (en) Multilayer substrate and manufacturing method thereof
JP2000244129A (en) Wiring board, core board, and their manufacture
JPH0832197A (en) Multilayer copper-clad laminated board with built-in capacitor, and copper-clad laminated board
JP2006222182A (en) Rigid flexible board
JP2002164660A (en) Multilayer board, manufacturing method thereof and electronic component
JP2003078251A (en) Substrate with built-in ceramic chip and manufacturing method thereof
JP4363947B2 (en) Multilayer wiring circuit board and method for manufacturing the same
JP2017157793A (en) Electronic component built-in substrate
JPH06297634A (en) Copper-clad laminated plate and multi-layered copper-clad laminated plate
JPS59175796A (en) Method of producing multilayer printed circuit board
JP4616016B2 (en) Method for manufacturing circuit wiring board
KR100649683B1 (en) Printed circuit board and method for manufacturing the same
JP2003229661A (en) Wiring board and its manufacturing method
JPH06302960A (en) Multilayered board
JPH0590762A (en) Manufacture of multilayer printed wiring board
JP2009049241A (en) Board with built-in electronic component
JPH0870183A (en) Manufacture of multilayer printed-wiring board
JP2003234579A (en) Method of manufacturing multilayer printed wiring board with chip type resistor built therein
EP0797378A3 (en) Copper-clad laminate, multilayer copper-clad laminate and process for producing the same
JPH07283581A (en) Multilayer printed wiring board with blind via hole
JP2002344145A (en) Multilayer wiring board and its manufacturing method
JPH0621595A (en) Material for printed circuit board

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20050222

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050422

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20050517

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050719

A911 Transfer of reconsideration by examiner before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20050722

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20050809

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20050811

R150 Certificate of patent (=grant) or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080819

Year of fee payment: 3

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090819

Year of fee payment: 4

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090819

Year of fee payment: 4

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100819

Year of fee payment: 5

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100819

Year of fee payment: 5

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110819

Year of fee payment: 6

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120819

Year of fee payment: 7

LAPS Cancellation because of no payment of annual fees