JPH0823460A - Dynamic gamma correction circuit - Google Patents
Dynamic gamma correction circuitInfo
- Publication number
- JPH0823460A JPH0823460A JP15834194A JP15834194A JPH0823460A JP H0823460 A JPH0823460 A JP H0823460A JP 15834194 A JP15834194 A JP 15834194A JP 15834194 A JP15834194 A JP 15834194A JP H0823460 A JPH0823460 A JP H0823460A
- Authority
- JP
- Japan
- Prior art keywords
- gamma correction
- frequency
- level
- signal
- video
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Picture Signal Circuits (AREA)
Abstract
Description
【0001】[0001]
【産業上の利用分野】本発明は、プラスマディスプレイ
(PDP)に、テレビ映像を表示する場合などにおい
て、ディジタル信号処理を用いて表示内容に応じた最適
な補正を行うダイナミックガンマ補正回路に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a dynamic gamma correction circuit for performing optimum correction according to display contents by using digital signal processing when displaying a television image on a plasma display (PDP).
【0002】[0002]
【従来の技術】液晶ディスプレイ(LCD)やプラスマ
ディスプレイ(PDP)などのように、輝度、コントラ
ストが不十分なデバイスに平均映像レベル(APL)変
動の大きいテレビ映像などを表示する場合に、表示画像
内容に応じて最適な表示輝度レベルとなるように、入力
映像信号に応じてガンマ補正特性を変化させて最適な表
示を行うダイナミックガンマ補正を使用している。1例
としては、図7に示すように、赤(R)、緑(G)、青
(B)三原色アナログ映像入力信号S0をマトリクス回
路3で輝度信号(Y)に変換し、積分回路4でAPL信
号とした後、アナログディジタル変換器(ADC)5で
ディジタル化し、ガンマ特性選択信号S2を生成する。
他方RGBアナログ映像入力信号S0はそれぞれADC
1でディジタル化して、テーブルルックアップ方式でガ
ンマ補正を行うROM2の下位アドレスに入力される。
前記ガンマ特性選択信号S2は前記ROM2の上位アド
レスに入力され、予めROMに記憶されたガンマ補正特
性の一つを選択して、前記ROMのデータ出力としてガ
ンマ特性補正後のディジタルRGB信号S1を生成す
る。この方法によれば、平均的な表示画質は改善できる
が、APLが同一で絵柄が異なる映像、例えば中間の明
るさの部分のみが多い画面と明るい部分と暗い部分の両
方が多い画面などはAPLでは区別が付かず、最適な対
応が出来ない。2. Description of the Related Art A display image is displayed when a television image or the like having a large fluctuation in average image level (APL) is displayed on a device such as a liquid crystal display (LCD) or a plasma display (PDP) having insufficient brightness and contrast. The dynamic gamma correction is used in which the gamma correction characteristic is changed according to the input video signal so as to obtain the optimum display luminance level according to the contents and the optimum display is performed. As an example, as shown in FIG. 7, the matrix circuit 3 converts the red (R), green (G), and blue (B) three-primary-color analog video input signal S0 into a luminance signal (Y), and the integration circuit 4 After being converted into an APL signal, it is digitized by an analog-digital converter (ADC) 5 to generate a gamma characteristic selection signal S2.
On the other hand, the RGB analog video input signals S0 are ADC
It is digitized by 1 and input to the lower address of the ROM 2 which performs gamma correction by the table lookup method.
The gamma characteristic selection signal S2 is input to the upper address of the ROM2, selects one of the gamma correction characteristics stored in the ROM in advance, and generates the digital RGB signal S1 after the gamma characteristic correction as the data output of the ROM. To do. According to this method, the average display image quality can be improved, but images with the same APL but different patterns, such as a screen with many intermediate brightness parts and a screen with many bright and dark parts, etc. There is no distinction, and it is not possible to take the best possible action.
【0003】[0003]
【発明が解決しようとする課題】本発明は、上記問題点
に鑑みなされてもので、同一APLでも絵柄が異なる画
面例えば中間の明るさの部分のみが多い画面と、明るい
部分と暗い部分のみが多い画面との区別をも付けて、最
適なガンマ補正を行う手段を提供することにある。SUMMARY OF THE INVENTION The present invention has been made in view of the above problems, and therefore, screens having different pictures even with the same APL, for example, a screen having many intermediate brightness portions and only bright and dark portions are displayed. Another object is to provide a means for performing optimum gamma correction while distinguishing it from many screens.
【0004】[0004]
【課題を解決するための手段】入力信号の映像レベルを
複数個の区分に分け、その各々の区分での度数を取り、
各映像レベルの区分毎に複数個の度数レベルを設け、そ
の度数レベルで度数分布を区分けし、この結果をガンマ
補正特性の選択信号としてガンマ補正特性を選択し、入
力映像信号に適応したダイナミックなガンマ補正を行
う。Means for Solving the Problems The video level of an input signal is divided into a plurality of sections, and the frequency in each section is calculated.
A plurality of frequency levels are provided for each video level division, the frequency distribution is divided by the frequency level, and the result is selected as the gamma correction characteristic selection signal, the gamma correction characteristic is selected, and the dynamic image is adapted to the input video signal. Perform gamma correction.
【0005】[0005]
【作用】表示画面の絵柄を表す入力映像信号の輝度レベ
ルのヒストグラムの分布状態でガンマ補正特性を最適化
するので、APLが同一で絵柄が異なる画面でも最適な
ガンマ補正特性が得らる。Since the gamma correction characteristic is optimized depending on the distribution state of the histogram of the luminance level of the input video signal representing the picture on the display screen, the optimum gamma correction characteristic can be obtained even on the screens having the same APL but different pictures.
【0006】[0006]
【実施例】以下、本発明によるダイナミックガンマ補正
回路について、図を用いて詳細に説明する。図1は、本
発明によるダイナミックガンマ補正回路の第1の実施例
のブロック図である。赤(R)、緑(G)、青(B)三
原色アナログ入力映像信号S0はアナログディジタル変
換器(ADC)1でディジタルRGB信号となり、各R
GB信号はROM2の下位アドレスに入力され、テーブ
ルルックアップ方式で、入出力特性変換即ちガンマ補正
が行われる。一方、RGBアナログ信号をマトリクス回
路3で輝度信号(Y信号)に変換し、アナログディジタ
ル変換器(ADC)5でディジタル化した後、ヒストグ
ラム回路11で輝度レベルを区分けし各区分毎の度数を
計数する。その結果をデコーダ12でデコードし、RO
M2の上位アドレスに入力、予め記憶されたガンマ補正
特性を選択し、前記ディジタル映像信号がガンマ補正さ
れ出力ディジタルRGB信号S1が出力される。DESCRIPTION OF THE PREFERRED EMBODIMENTS A dynamic gamma correction circuit according to the present invention will be described in detail below with reference to the drawings. FIG. 1 is a block diagram of a first embodiment of a dynamic gamma correction circuit according to the present invention. The red (R), green (G), and blue (B) three-primary-color analog input video signal S0 is converted into a digital RGB signal by an analog-digital converter (ADC) 1, and each R
The GB signal is input to the lower address of the ROM 2 and input / output characteristic conversion, that is, gamma correction is performed by the table lookup method. On the other hand, the RGB analog signal is converted into a luminance signal (Y signal) by the matrix circuit 3, digitized by the analog-digital converter (ADC) 5, and then the luminance level is divided by the histogram circuit 11, and the frequency of each division is counted. To do. The result is decoded by the decoder 12 and RO
The gamma correction characteristic stored in the upper address of M2 is selected, the gamma correction is performed on the digital video signal, and the output digital RGB signal S1 is output.
【0007】図2は輝度レベルの最大値を255とし、
4つに区分けして度数を求めた時の度数分布の概念図で
ある。図3はこのような度数分布を求めるヒストグラム
回路の一例である。例えば2つの8ビットデータを入力
し、その大小の比較結果が出力できる比較器31を3個
用い、その各々に8ビットの輝度信号(最大値は25
5)Yと63、127、191の値を持つ8ビットの基
準値R63、R127、R191を入力しその結果をA
ND回路32とOR回路33を使って、輝度信号レベル
を4つに区分けする。この区分け信号が入力されている
間計数する計数器34で、入力ディジタル映像信号のク
ロックを計数し、各区分毎の度数H63、H127、H
191、H255を計数することができる。In FIG. 2, the maximum brightness level is set to 255,
It is a conceptual diagram of frequency distribution when the frequency is obtained by dividing into four. FIG. 3 is an example of a histogram circuit for obtaining such frequency distribution. For example, three comparators 31 that can input two 8-bit data and output the comparison result of large and small are used, and an 8-bit luminance signal (maximum value is 25
5) Y and the 8-bit reference values R63, R127, and R191 having the values 63, 127, and 191 are input, and the result is A
The brightness signal level is divided into four using the ND circuit 32 and the OR circuit 33. A counter 34 that counts while the division signal is being input counts the clock of the input digital video signal, and the frequencies H63, H127, and H for each division.
191, H255 can be counted.
【0008】図4は、前記各輝度レベル区分毎の度数を
入力して、ガンマ特性選択信号を作るデコーダの一例で
ある。2つのディジタル信号を比較しその大小を判定す
る比較器42に、前記各度数H63、H127、H19
1、H255とそれぞれに設定される度数レベルを発生
する度数レベル発生器41の出力を入力し、比較器42
とOR回路43で度数が前記度数レベル以上で1、未満
で0となる信号S40、S41、S42、S43を生成
する。度数レベル発生器41としては、例えばディップ
スイッチやROMを用いて、表示装置の使用条件にあわ
せて予め設定していおても良く、CPUなどを用いて外
部環境に合わせて自動設定するようにしても良い。FIG. 4 shows an example of a decoder which inputs the frequency for each of the luminance level divisions and produces a gamma characteristic selection signal. A comparator 42 that compares two digital signals and determines the magnitude of the two digital signals is sent to each of the frequencies H63, H127 and H19.
1, H255 and the output of the frequency level generator 41 for generating the frequency levels set respectively, and the comparator 42
Then, the OR circuit 43 generates signals S40, S41, S42, S43 whose frequency is 1 when the frequency is equal to or higher than the frequency level and 0 when the frequency is less than the frequency level. As the frequency level generator 41, for example, a dip switch or a ROM may be used to be preset according to the use condition of the display device, and automatically set according to the external environment using a CPU or the like. Is also good.
【0009】図5は他の実施例の概要ブロック図であ
る。赤(R)、緑(G)、青(B)三原色アナログ映像
入力信号S0はアナログディジタル変換器(ADC)1
でディジタルRGB信号となり、各RGB信号はRAM
53のアドレスに入力され、テーブルルックアップ方式
で、入出力特性変換即ちガンマ補正が行われる。他方、
RGBアナログ信号をマトリクス回路3で輝度信号(Y
信号)に変換し、アナログディジタル変換器(ADC)
5でディジタル化した後、ヒストグラム回路51で輝度
レベルを区分けし各区分毎の度数を計数する。その結果
をデコーダ52でデコードしてガンマ特性選択信号S2
を得て、これを予めガンマ補正特性が記憶されたROM
のアドレスに入力してガンマ補正特性データS51を読
み出し、ブランキング期間にRAM53に書き込む。前
記RAMの出力としてガンマ補正された出力ディジタル
RGB信号S1が得られる。FIG. 5 is a schematic block diagram of another embodiment. Red (R), green (G), blue (B) three primary color analog video input signal S0 is analog-to-digital converter (ADC) 1
Becomes a digital RGB signal, and each RGB signal is a RAM
The data is input to the address 53, and input / output characteristic conversion, that is, gamma correction is performed by the table lookup method. On the other hand,
The RGB analog signal is converted into a luminance signal (Y
Signal), and an analog-digital converter (ADC)
After digitizing in 5, the histogram circuit 51 divides the luminance levels and counts the frequency for each division. The result is decoded by the decoder 52 and the gamma characteristic selection signal S2
And gamma correction characteristics are stored in advance in the ROM.
To read the gamma correction characteristic data S51 and write it in the RAM 53 during the blanking period. As the output of the RAM, a gamma-corrected output digital RGB signal S1 is obtained.
【0010】図6は別の実施例の概要ブロック図であ
る。赤(R)、緑(G)、青(B)三原色アナログ映像
入力信号S0はアナログディジタル変換器(ADC)1
でディジタルRGB信号となり、各RGB信号はRAM
62のアドレスに入力され、テーブルルックアップ方式
で、入出力特性変換即ちガンマ補正が行われる。他方、
RGBアナログ信号をマトリクス回路3で輝度信号(Y
信号)に変換し、アナログディジタル変換器(ADC)
5でディジタル化した後、CPU61の入力ポートに入
力する。CPU61では、輝度レベルを区分けし各区分
毎の度数を計数する。さらに各区分毎に予め決められた
度数レベル以上のとき論理1、未満の時論理0として、
前記区分数の桁のコードを算出し、そのコードをもとに
CPU内蔵のROMに記憶したガンマ補正特性データを
読み出す等、予め決められてアルゴリズムでガンマ補正
特性を算出して、ブレンキング期間にRAM62に書き
込む。前記RAMの出力としてガンマ補正され出力ディ
ジタルRGB信号S1が得られる。FIG. 6 is a schematic block diagram of another embodiment. Red (R), green (G), blue (B) three primary color analog video input signal S0 is analog-to-digital converter (ADC) 1
Becomes a digital RGB signal, and each RGB signal is a RAM
The data is input to the address 62, and input / output characteristic conversion, that is, gamma correction is performed by the table lookup method. On the other hand,
The RGB analog signal is converted into a luminance signal (Y
Signal), and an analog-digital converter (ADC)
After being digitized by 5, it is input to the input port of the CPU 61. The CPU 61 divides the luminance level and counts the frequency for each division. Furthermore, if it is equal to or higher than the predetermined frequency level for each section, it is set to logic 1, and if it is less than 0, it is set to logic 0,
The gamma correction characteristic data stored in the ROM incorporated in the CPU is calculated based on the code of the digit of the number of divisions, and the gamma correction characteristic is calculated by a predetermined algorithm. Write to RAM 62. The output of the RAM is gamma-corrected to obtain an output digital RGB signal S1.
【0011】以上説明した実施例では、構成要素のある
特別な組み合わせで説明したが、実施例はこれに限るも
のではなく、例えばCPUとROMを組み合わあわせ
て、同様の効果を得ることができることは当然である。
また、各輝度レベル区分での度数レベルを1つで説明し
たが、1つに限るものではなく、複数個の度数レベルで
切り分けをしてガンマ特性の選択を行うこともできる。In the embodiment described above, a special combination of components has been described, but the embodiment is not limited to this, and it is possible to obtain the same effect by combining a CPU and a ROM, for example. Of course.
Further, although one frequency level has been described in each luminance level division, the number is not limited to one, and the gamma characteristic can be selected by dividing into a plurality of frequency levels.
【0012】[0012]
【発明の効果】以上説明したように、本発明では入力映
像信号の輝度レベルの度数分布に応じた最適なガンマ補
正が得られるので、APLが同一でも絵柄が異なれば、
その信号に応じた最適なガンマ補正が掛けられ、LCD
やPDPのように輝度、コンロストの取りにくいデバイ
スにテレビ表示のようなAPLの変動の大きい信号を表
示したときでも、綺麗な表示が得られることとなる。As described above, according to the present invention, the optimum gamma correction according to the frequency distribution of the luminance level of the input video signal can be obtained. Therefore, if the APL is the same and the pattern is different,
The optimum gamma correction according to the signal is applied to the LCD
A clear display can be obtained even when a signal with large fluctuations in APL, such as a television display, is displayed on a device such as a PDP or the like which is difficult to obtain brightness and contrast.
【図1】本発明の1実施例の概要ブロック図である。FIG. 1 is a schematic block diagram of an embodiment of the present invention.
【図2】各輝度レベル毎の度数分布図の一例である。FIG. 2 is an example of a frequency distribution chart for each luminance level.
【図3】ヒストグラム回路の一例である。FIG. 3 is an example of a histogram circuit.
【図4】デコーダの一例である。FIG. 4 is an example of a decoder.
【図5】本発明の1実施例の概要ブロック図である。FIG. 5 is a schematic block diagram of one embodiment of the present invention.
【図6】本発明の1実施例の概要ブロック図である。FIG. 6 is a schematic block diagram of one embodiment of the present invention.
【図7】従来の実施例の概要ブロック図である。FIG. 7 is a schematic block diagram of a conventional example.
1 アナログデジタル変換器(ADC) 2 ROM 3 輝度信号生成マトリクス(Y生成) 4 積分回路(LPF) 5 アナログディジタル変換器(ADC) S0 RGB入力映像信号 S1 RGB出力映像信号 11 ヒストグラム回路 12 デコーダ 31 比較器 32 AND回路 33 OR回路 34 計数器 53 RAM 61 CPU 1 analog-digital converter (ADC) 2 ROM 3 luminance signal generation matrix (Y generation) 4 integration circuit (LPF) 5 analog-digital converter (ADC) S0 RGB input video signal S1 RGB output video signal 11 histogram circuit 12 decoder 31 comparison Unit 32 AND circuit 33 OR circuit 34 counter 53 RAM 61 CPU
Claims (7)
ンマ補正特性を替えて、テレビ等の映像表示を行う映像
表示装置において、入力信号の映像レベルを複数個の区
分に分ける手段と、その各々の区分での度数を計数する
手段と、前記各映像レベルの度数を複数個のレベルで区
分けする手段を設け、その区分けして得られた結果をガ
ンマ補正特性の選択信号としてなるダイナミックガンマ
補正回路。1. A means for dividing an image level of an input signal into a plurality of sections in an image display device for displaying an image such as a television by changing a gamma correction characteristic according to a characteristic of an input image signal to be displayed, and the means. A means for counting the frequency in each division and a means for dividing the frequency of each video level into a plurality of levels are provided, and the result obtained by the division is used as a gamma correction characteristic selection signal. circuit.
特性の種類の数の2進数の桁数に分け、その各々での映
像レベルの度数を取り、前記各映像レベル毎に度数レベ
ルを設け、該度数レベル以上で論理1、未満で論理0と
して、その論理値を2進数としてガンマ補正特性の選択
信号としてなる請求項1記載のダイナミックガンマ補正
回路。2. The video level of the input video signal is divided into the number of binary digits of the number of types of gamma correction characteristics, the frequency of the video level is taken for each, and the frequency level is provided for each of the video levels. 2. The dynamic gamma correction circuit according to claim 1, wherein the logic gamma correction circuit is a logic 1 above the frequency level and a logic 0 below the frequency level, and the logic value thereof is a binary number to be a selection signal of the gamma correction characteristic.
いて区分けし、該比較器の出力を計数器を用いて計数し
て各区分毎の度数を求めるヒストグラム回路と、各映像
レベル区分の度数の一定レベル以上で1、未満で0を出
力する比較器からなるデコード回路を設け、前記デコー
ド回路の出力でガンマ補正特性を選択するようにしてな
る請求項1記載のダイナミックガンマ補正回路。3. A histogram circuit for dividing the video level of an input video signal using a comparator, counting the output of the comparator using a counter to obtain the frequency for each division, and a histogram circuit for each video level division. 2. The dynamic gamma correction circuit according to claim 1, further comprising a decoding circuit including a comparator which outputs 1 when the frequency is equal to or higher than a certain level and 0 when the frequency is less than the level, and the gamma correction characteristic is selected by the output of the decoding circuit.
特性の種類の数の2進数の桁数に分け、その各々での映
像レベルの度数を取り、前記各映像レベル区分毎に度数
レベルを設け、該度数レベル以上で論理1、未満で論理
0として、その論理値を2進数としてガンマ補正特性の
選択信号とするデコーダを設け、該デコーダの各度数区
分毎の選択信号出力の前記度数レベルを各々外部より設
定できるようにしてなる請求項1記載のダイナミックガ
ンマ補正回路。4. The video level of the input video power signal is divided into the number of digits of the binary number of the number of types of gamma correction characteristics, the frequency of the video level is taken for each, and the frequency level is set for each of the video level divisions. A decoder is provided, which has a logic 1 above the frequency level and a logic 0 below and has a logical value as a binary number for a selection signal of a gamma correction characteristic, and the frequency level of the selection signal output for each frequency division of the decoder. 2. The dynamic gamma correction circuit according to claim 1, wherein each of them can be set externally.
特性の種類の数の2進数の桁数に分け、その各々の度数
を取り、前記各映像レベル区分毎に度数レベルを設け、
該度数レベル以上で論理1、未満で論理0として、その
論理値を2進数としてガンマ補正特性を選択生成するデ
コ─ダと、前記デコーダの出力をガンマ補正用RAMに
書き込みガンマ補正を行う請求項1記載のダイナミック
ガンマ補正回路。5. The video level of the input video signal is divided into the number of binary digits of the number of types of gamma correction characteristics, each frequency is taken, and a frequency level is provided for each said video level division,
A decoder for selecting and generating a gamma correction characteristic by setting a logical value 1 above the frequency level and a logical value 0 less than the frequency level and a binary value thereof, and writing the output of the decoder into a gamma correction RAM to perform gamma correction. 1. The dynamic gamma correction circuit described in 1.
し、該入力信号の映像レベルをガンマ補正特性の種類の
数の2進数の桁数に分け、その各々の度数を取り、前記
各映像レベル区分毎に一定度数レベル以上で論理1、未
満で論理0として、その論理値をガンマ補正特性選択信
号として出力するCPUを設け、その出力信号でガンマ
補正特性を選択するようにしてなる請求項1記載のダイ
ナミックガンマ補正回路。6. A digitized signal of an input video signal is input, the video level of the input signal is divided into the number of binary digits of the number of types of gamma correction characteristics, and each frequency is taken to obtain each of the video levels. 2. A CPU for outputting a logical value as a gamma correction characteristic selection signal with a logical 1 above a certain frequency level and a logical 0 below a certain frequency level for each section, and selecting the gamma correction characteristic with the output signal. Dynamic gamma correction circuit described.
し、該入力信号の映像レベルをガンマ補正特性の種類の
数の2進数の桁数に分け、その各々の度数を取り、前記
各映像レベル区分毎に一定度数レベル以上で論理1、未
満で論理0として、その論理値をガンマ補正特性選択信
号として出力するCPUを設け、該信号でガンマ補正特
性を選定してRAMに書き込みガンマ補正を行うように
してなる請求項1記載のダイナミックガンマ補正回路。7. A digitized signal of an input video signal is input, the video level of the input signal is divided into binary digits of the number of types of gamma correction characteristics, and each frequency is taken to obtain each of the video levels. A CPU is provided which outputs a logical value as a gamma correction characteristic selection signal by setting a logic 1 above a certain frequency level and a logic 0 below a certain frequency level for each section, selects the gamma correction characteristic by the signal, and writes it in the RAM to perform gamma correction. The dynamic gamma correction circuit according to claim 1, which is configured as described above.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15834194A JPH0823460A (en) | 1994-07-11 | 1994-07-11 | Dynamic gamma correction circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15834194A JPH0823460A (en) | 1994-07-11 | 1994-07-11 | Dynamic gamma correction circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0823460A true JPH0823460A (en) | 1996-01-23 |
Family
ID=15669528
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP15834194A Pending JPH0823460A (en) | 1994-07-11 | 1994-07-11 | Dynamic gamma correction circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0823460A (en) |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1085494A1 (en) * | 1999-03-31 | 2001-03-21 | Fujitsu General Limited | Image quality correcting circuit |
KR20030088540A (en) * | 2002-05-11 | 2003-11-20 | 엘지전자 주식회사 | Apparatus and method of driving plasma display panel |
JP2005215679A (en) * | 2004-01-27 | 2005-08-11 | Richtek Technology Corp | Frame-shifted dynamic gamma correction method and its system |
US7133027B2 (en) | 2002-04-10 | 2006-11-07 | Pioneer Corporation | Display device operating in sub-field process and method of displaying images in such display device |
JP2007233173A (en) * | 2006-03-02 | 2007-09-13 | Funai Electric Co Ltd | Liquid crystal display |
JP2008015515A (en) * | 2006-06-30 | 2008-01-24 | Lg Philips Lcd Co Ltd | Organic light emitting diode display and driving method thereof |
WO2008075657A1 (en) | 2006-12-18 | 2008-06-26 | Sony Corporation | Display control device, display control method, and program |
US7432897B2 (en) | 2000-03-27 | 2008-10-07 | Hitachi, Ltd. | Liquid crystal display device for displaying video data |
US8605121B2 (en) | 2004-10-27 | 2013-12-10 | Chunghwa Picture Tubes, Ltd. | Dynamic Gamma correction circuit and panel display device |
CN104661007A (en) * | 2013-11-19 | 2015-05-27 | 精工爱普生株式会社 | Display Device, And Method Of Controlling Display Device |
-
1994
- 1994-07-11 JP JP15834194A patent/JPH0823460A/en active Pending
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1085494A1 (en) * | 1999-03-31 | 2001-03-21 | Fujitsu General Limited | Image quality correcting circuit |
EP1085494A4 (en) * | 1999-03-31 | 2009-01-07 | Canon Kk | Image quality correcting circuit |
US7432897B2 (en) | 2000-03-27 | 2008-10-07 | Hitachi, Ltd. | Liquid crystal display device for displaying video data |
US8125427B2 (en) | 2000-03-27 | 2012-02-28 | Hitachi Displays, Ltd. | Liquid crystal display device for displaying video data |
US7492334B2 (en) | 2002-04-10 | 2009-02-17 | Pioneer Corporation | Display device operating in sub-field process and method of displaying images in such display device |
US7133027B2 (en) | 2002-04-10 | 2006-11-07 | Pioneer Corporation | Display device operating in sub-field process and method of displaying images in such display device |
KR20030088540A (en) * | 2002-05-11 | 2003-11-20 | 엘지전자 주식회사 | Apparatus and method of driving plasma display panel |
JP2005215679A (en) * | 2004-01-27 | 2005-08-11 | Richtek Technology Corp | Frame-shifted dynamic gamma correction method and its system |
US8605121B2 (en) | 2004-10-27 | 2013-12-10 | Chunghwa Picture Tubes, Ltd. | Dynamic Gamma correction circuit and panel display device |
JP2007233173A (en) * | 2006-03-02 | 2007-09-13 | Funai Electric Co Ltd | Liquid crystal display |
JP2008015515A (en) * | 2006-06-30 | 2008-01-24 | Lg Philips Lcd Co Ltd | Organic light emitting diode display and driving method thereof |
WO2008075657A1 (en) | 2006-12-18 | 2008-06-26 | Sony Corporation | Display control device, display control method, and program |
CN104661007A (en) * | 2013-11-19 | 2015-05-27 | 精工爱普生株式会社 | Display Device, And Method Of Controlling Display Device |
JP2015099241A (en) * | 2013-11-19 | 2015-05-28 | セイコーエプソン株式会社 | Display device, and control method of display device |
CN104661007B (en) * | 2013-11-19 | 2018-05-25 | 精工爱普生株式会社 | The control method of display device and display device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4991122A (en) | Weighted mapping of color value information onto a display screen | |
US6664970B1 (en) | Display apparatus capable of on-screen display | |
JP2004007076A (en) | Video signal processing method and video signal processing apparatus | |
JPH03212685A (en) | Apparatus and method for improving resolution of display | |
JP2001343957A (en) | Liquid crystal display device | |
JPH0823460A (en) | Dynamic gamma correction circuit | |
JP3332151B2 (en) | Electronic processing device for processing digital image data and method for processing digital image data | |
US5894330A (en) | Adaptive anti-flicker method for VGA to TV data conversion | |
JP2007324763A (en) | Television receiver and television reception method | |
JP2003319411A (en) | Signal processor | |
JP2000125225A (en) | Luminance correction device | |
JP2002118737A (en) | Image converter and image conversion method | |
US7463286B2 (en) | Image data processing apparatus | |
JP2000184236A (en) | Gamma correction circuit and gamma correction method | |
JP2807569B2 (en) | Liquid crystal display | |
JP4379029B2 (en) | Image processing apparatus, image processing method, and image projection apparatus | |
JPH06178153A (en) | Dynamic gamma correction circuit | |
US20020030651A1 (en) | Display device and liquid crystal projector | |
JP2004343560A (en) | Image processing method, image processor, and liquid crystal display device using them | |
JP2000350054A (en) | Gamma-processing unit | |
JP2004120366A (en) | Apparatus and method for image processing | |
JPH10124004A (en) | Multi-screen plasma display device | |
JPH08317321A (en) | Image display device | |
JP2001117528A (en) | Picture display device | |
US6489965B1 (en) | System, method and computer program product for altering saturation in a computer graphics pipeline |