JPH0682223A - Soldering inspector - Google Patents

Soldering inspector

Info

Publication number
JPH0682223A
JPH0682223A JP12247292A JP12247292A JPH0682223A JP H0682223 A JPH0682223 A JP H0682223A JP 12247292 A JP12247292 A JP 12247292A JP 12247292 A JP12247292 A JP 12247292A JP H0682223 A JPH0682223 A JP H0682223A
Authority
JP
Japan
Prior art keywords
circuit
inspection area
signal
image signal
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP12247292A
Other languages
Japanese (ja)
Inventor
Masahiko Nagao
政彦 長尾
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP12247292A priority Critical patent/JPH0682223A/en
Publication of JPH0682223A publication Critical patent/JPH0682223A/en
Pending legal-status Critical Current

Links

Landscapes

  • Length Measuring Devices By Optical Means (AREA)
  • Investigating Materials By The Use Of Optical Means Adapted For Particular Applications (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)

Abstract

PURPOSE:To enable inspection to be accurately carried out by inputting an arithmetic result signal to be outputted from a neuro-arithmetic circuit to judge the propriety of a soldered part to be inspected. CONSTITUTION:A camera 6 picks up an image of a soldered part to be inspected to output an analog image signal (a) and an A/D conversion circuit 7 inputs the signal (a) to output an a varied density image signal (b). A binary coding circuit 8 inputs the signal (b) to output a binary coded image signal C with a part brighter than a value predetermined converted to '1' and a darker part to '0'. In an inspection area generation circuit 9, a signal C is inputted and a binary coded image signal (e) within an inspection area extracting a binary coded image in the inspection area alone is outputted. In a neuro-arithmetic circuit 11, the signal (e) is inputted and an arithmetic result signal (g) is outputted by a neuro computation. Then, a judging circuit 13 determines that the output value is a defect when the output value to a defect category is larger than a referee value preset.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明ははんだ付け検査装置、特
にプリント基板にはんだ付けされた表面実装ICのリー
ドとパッド間のはんだ付け状態を検査するはんだ付け検
査装置に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a soldering inspecting apparatus, and more particularly to a soldering inspecting apparatus for inspecting a soldering condition between leads and pads of a surface mount IC soldered to a printed circuit board.

【0002】[0002]

【従来の技術】従来のはんだ付け検査装置について図6
を参照して説明する。図6において、リード1はプリン
ト基板2上のパッド3にはんだ4によりはんだ付けされ
ている。照明5は検査対象はんだ付け部分を斜めから照
射する。カメラ6は検査対象はんだ付け部の画像を取り
込みアナログ画像信号aを出力する。AD変換回路7は
アナログ画像信号aを入力しAD変換を行い濃淡画像信
号bを出力する。検査領域発生回路9では、濃淡画像信
号bを入力し検査領域記憶回路10に記憶されている検
査領域信号cにより設定される検査領域を発生させ、検
査領域内の濃淡画像のみを抽出した検査領域内濃淡画像
信号dを出力する。判定回路13では検査領域内濃淡画
像信号dを入力し極端に輝度の高い箇所があるかないか
により照射光の正反射光がカメラ6に入射しているかど
うか判定し、正反射光がカメラ6に入射していると判定
した場合は検査対象のはんだ付け部分が正常、そうでな
い場合は欠陥と判定している。
2. Description of the Related Art A conventional soldering inspection apparatus is shown in FIG.
Will be described with reference to. In FIG. 6, the lead 1 is soldered to the pad 3 on the printed board 2 with the solder 4. The illumination 5 obliquely irradiates the soldered portion to be inspected. The camera 6 captures the image of the soldering portion to be inspected and outputs the analog image signal a. The AD conversion circuit 7 inputs the analog image signal a, performs AD conversion, and outputs a grayscale image signal b. The inspection area generation circuit 9 inputs the grayscale image signal b, generates an inspection area set by the inspection area signal c stored in the inspection area storage circuit 10, and extracts only the grayscale image in the inspection area. The inner grayscale image signal d is output. The determination circuit 13 inputs the grayscale image signal d in the inspection area and determines whether or not the specularly reflected light of the irradiation light is incident on the camera 6 depending on whether or not there is an extremely high-luminance portion. If it is determined that the light is incident, the soldered portion to be inspected is normal, and if not, it is determined to be a defect.

【0003】[0003]

【発明が解決しようとする課題】上述した従来のはんだ
付け検査装置は、はんだ付け部の画像よりはんだ付け状
態の検査を行っていたが、リード浮き欠陥の場合でもた
またまリードと接触しないリードの下側のはんだの端が
はんだ付け部と同じ位置になった場合、はんだの端から
の正反射光がカメラに入射し正常と判定され欠陥の見逃
しになるという欠点があった。
The above-described conventional soldering inspection apparatus has inspected the soldering state from the image of the soldered portion. However, even in the case of a lead floating defect, it does not contact the lead under the lead. When the end of the solder on the side is located at the same position as the soldered portion, there is a drawback that specular reflection light from the end of the solder enters the camera and is judged to be normal, and the defect is overlooked.

【0004】[0004]

【課題を解決するための手段】本発明のはんだ付け検査
装置は、検査対象はんだ付け部に光を照射する照明と、
検査対象はんだ付け部の画像を取り込む前記検査対象は
んだ付け部の上方に取り付けられたカメラと、前記カメ
ラから入力した画像をAD変換し濃淡画像信号を出力す
るAD変換回路と、前記濃淡画像信号を入力し予め決め
られた値より明るい部分は“1”に暗い部分は“0”の
二値化画像に変換する二値化回路と、検査領域を記憶す
る検査領域記憶回路と、二値化回路より出力される二値
化画像信号に前記検査領域記憶回路に記憶されている検
査領域を発生させる検査領域発生回路と、荷重データを
記憶する荷重データ記憶回路と、前記検査領域発生回路
より出力される検査領域内二値化画像信号より前記荷重
データ記憶回路から出力される荷重データ信号を用いて
ニューロ演算を行うニューロ演算回路と、前記ニューロ
演算回路から出力される演算結果信号を入力し前記検査
対象はんだ付け部の良否の判定を行う判定回路とを含ん
で構成される。
A soldering inspection apparatus according to the present invention comprises an illumination for irradiating a soldering portion to be inspected with light,
A camera mounted above the inspection target soldering portion for capturing an image of the inspection target soldering portion, an AD conversion circuit for AD-converting an image input from the camera and outputting a grayscale image signal, and the grayscale image signal A binarization circuit for converting a binarized image of "1" for a lighter part and a "0" for a darker part that is input and a predetermined value, an inspection region storage circuit for storing an inspection region, and a binarization circuit An inspection area generation circuit for generating an inspection area stored in the inspection area storage circuit in the binarized image signal output from the inspection area generation circuit, a load data storage circuit for storing load data, and an output from the inspection area generation circuit. A neuro operation circuit for performing a neuro operation using a load data signal output from the load data storage circuit from a binarized image signal in an inspection area, and output from the neuro operation circuit Configured to include a determination circuit for inputting a determination of acceptability of the inspected solder part a calculation result signal.

【0005】[0005]

【実施例】次に、本発明の実施例について、図面を参照
して詳細に説明する。
Embodiments of the present invention will now be described in detail with reference to the drawings.

【0006】図1は本発明の一実施例を示すブロック図
である。
FIG. 1 is a block diagram showing an embodiment of the present invention.

【0007】図1においてリード1はプリント基板2上
のパッド3にはんだ4によりはんだ付けされている。照
明5は、検査対象はんだ付け部を照明する。カメラ6は
検査対象はんだ付け部の画像を取り込みアナログ画像信
号aを出力する。AD変換回路7はアナログ画像信号a
を入力しAD変換行い濃淡画像信号bを出力する。二値
化回路8は濃淡画像信号bを入力し、予め決められた値
より明るい部分は“1”に、暗い部分は“0”に変換し
た二値化画像信号cを出力する。検査領域発生回路9で
は、二値化画像信号cを入力し検査領域記憶回路10に
記憶されている検査領域信号dにより設定される検査領
域を発生させ、検査領域内の二値化画像のみを抽出した
検査領域内二値化画像信号eを出力する。
In FIG. 1, the lead 1 is soldered to a pad 3 on a printed board 2 with a solder 4. The illumination 5 illuminates the soldering portion to be inspected. The camera 6 captures the image of the soldering portion to be inspected and outputs the analog image signal a. The AD conversion circuit 7 uses the analog image signal a
Is input, AD conversion is performed, and a grayscale image signal b is output. The binarization circuit 8 inputs the grayscale image signal b and outputs a binarized image signal c converted into "1" for a brighter part and "0" for a darker part than a predetermined value. The inspection area generation circuit 9 inputs the binarized image signal c, generates an inspection area set by the inspection area signal d stored in the inspection area storage circuit 10, and outputs only the binarized image in the inspection area. The extracted in-inspection-region binary image signal e is output.

【0008】ニューロ演算回路11では、検査領域内二
値化画像信号eを入力し荷重データ記憶回路12にあら
かじめ記憶させておく荷重データ信号fによるパラメー
タを用いてニューロ演算を行い、演算結果信号gを出力
する。判定回路13では、演算結果信号gを入力し欠陥
カテゴリへの出力値が予め設定された基準値より大きけ
れば欠陥と判定する。
In the neuro operation circuit 11, the neuro operation is performed by using the parameter of the load data signal f which is inputted with the binarized image signal e in the inspection area and stored in the load data storage circuit 12 in advance, and the operation result signal g Is output. The determination circuit 13 inputs the operation result signal g and determines that the output value to the defect category is a defect if it is larger than a preset reference value.

【0009】次に、図2の図3とを用いて、本発明の原
理を説明する。図2(a)は良品のはんだ4を示す斜視
図、図2(b)は欠陥のはんだ4を示す斜視図である。
良品のはんだ部は表面が凹面になっており、欠陥のはん
だ部は先端部がまるくなっており凸面になっている。従
って、カメラ6に入る反射光のパターンは良品と欠陥で
異なるパターンとなる。図3(a)は良品のはんだ部か
らの反射光のパターン図、図3(b)は欠陥のパターン
図の一例である。照明5の照射角度とカメラ6の取り付
け角度より、はんだ4の範囲のうち特定の角度範囲の面
の領域が斜線部で表した特に反射光の強い“1”の領域
となる。図3は照明5を低い角度から照射させてカメラ
を真上に取り付けた場合のパターン図である。はんだ4
のうち比較的角度の急な領域が特に反射光の強い“1”
の領域となり、良品の場合は図3(a)に示すようにリ
ード1の先端部付近が特に反射光の強い“1”の領域と
なり、欠陥の場合は図3(b)に示すようにはんだ4の
外側付近が特に反射光の強い“1”の領域となり、良品
と欠陥とで異なるパターンとなる。
Next, the principle of the present invention will be described with reference to FIGS. FIG. 2A is a perspective view showing a non-defective solder 4, and FIG. 2B is a perspective view showing a defective solder 4.
The non-defective solder portion has a concave surface, and the defective solder portion has a rounded tip and a convex surface. Therefore, the pattern of reflected light entering the camera 6 differs depending on whether it is a good product or a defect. FIG. 3A is a pattern diagram of reflected light from a good solder portion, and FIG. 3B is an example of a defect pattern diagram. From the irradiation angle of the illumination 5 and the mounting angle of the camera 6, the area of the surface of the solder 4 in a specific angle range is the area of “1” represented by the shaded area and having particularly strong reflected light. FIG. 3 is a pattern diagram when the illumination 5 is irradiated from a low angle and the camera is mounted right above. Solder 4
The area where the angle is relatively steep is "1" where the reflected light is particularly strong
3A, in the case of a good product, the vicinity of the tip of the lead 1 becomes a region of “1” where the reflected light is particularly strong as shown in FIG. 3A, and in the case of a defect, as shown in FIG. The vicinity of the outer side of 4 is a region of "1" where the reflected light is particularly strong, and different patterns are obtained for non-defective products and defects.

【0010】従って、あらかじめ良品箇所と欠陥箇所の
二値化画像データをそれぞれ良品のカテゴリと欠陥のカ
テゴリとして学習させ、得られた荷重データを荷重デー
タ記憶回路12に記憶させておき検査対象はんだ付け部
の検査領域内二値化画像データを荷重データをパラメー
タとしてニューロ演算することにより、検査対象はんだ
部が良品の場合は良品カテゴリの出力値に高い値が出、
欠陥の場合は欠陥カテゴリの出力値に高い値がでる。
Therefore, the binarized image data of the non-defective part and the defective part are preliminarily learned as the non-defective category and the defect category, and the obtained load data is stored in the load data storage circuit 12 and soldering is performed on the inspection object. By performing a neuro operation on the binarized image data in the inspection area of the part using the load data as a parameter, when the solder part to be inspected is a good product, a high value is output in the good product category,
In the case of a defect, the output value of the defect category has a high value.

【0011】よって、判定回路13では欠陥カテゴリの
出力値があらかじめ設定した基準値以上の値であれば欠
陥と判定される。また、判定回路13では良品カテゴリ
の出力値があらかじめ制定した基準値以下の値であれば
欠陥と判定することもできる。
Therefore, the judgment circuit 13 judges that the output value of the defect category is a defect if the output value is equal to or larger than a preset reference value. Further, the determination circuit 13 can also determine that the output value of the non-defective product category is a defect if the output value is equal to or less than the reference value established in advance.

【0012】次に図4、図5を用いてニューロ演算回路
11によるニューロ演算について詳しく説明を行う。図
4は検査領域内二値化画像データeをm×nの格子状に
区切ったパターン図、図5はニューラルネットの構造図
である。図4に示す各格子内の二値化データを図5のニ
ューラルネット入力層の各ユニットiに割り当てる。中
間層のユニットjの出力値Hj は次の(1),(2)式
によって得られる。
Next, the neuro operation by the neuro operation circuit 11 will be described in detail with reference to FIGS. 4 and 5. FIG. 4 is a pattern diagram in which the binarized image data e in the inspection area is divided into m × n grid patterns, and FIG. 5 is a structural diagram of the neural network. Binarized data in each lattice shown in FIG. 4 is assigned to each unit i of the neural network input layer of FIG. The output value H j of the unit j in the middle layer is obtained by the following equations (1) and (2).

【0013】 Uj =ΣWji・Ii +θj …(1) Hj =f(Uj ) …(2) Ii :入力層のユニットiの出力 Hj :中間層のユニットjの出力 Wji:入力層のユニットiから中間層のユニットjへの
結合係数 θj :中間層のユニットjのオフセット f(x)はシグモイド関数で次の(3)式によって得
る。
U j = ΣW ji · I i + θ j (1) H j = f (U j ) ... (2) I i : Output of unit i in the input layer H j : Output of unit j in the intermediate layer W ji : Coupling coefficient from the unit i of the input layer to the unit j of the intermediate layer θ j : Offset of the unit j of the intermediate layer f (x) is a sigmoid function and is obtained by the following equation (3).

【0014】 f(x)={1+tanh(x/uo )}/2 …(3) Uo :傾き係数 出力層ユニットは良品と欠陥の2つとする。ただしここ
では説明を容易にするために出力層ユニットを2つとす
るが、良品のモードや欠陥のモードによっては出力層の
数を増やすことも考えられる。出力層のユニットkの出
力値Ok は次の(4),(5)式によって得られる。
F (x) = {1 + tanh (x / u o )} / 2 (3) U o : Inclination coefficient There are two output layer units, a non-defective product and a defective product. However, although two output layer units are used here for ease of explanation, it is also possible to increase the number of output layers depending on the non-defective mode or defective mode. The output value O k of the unit k in the output layer is obtained by the following equations (4) and (5).

【0015】 Sk =ΣVkj・Hj +γk …(4) Ok =f(Sk ) …(5) Ok :出力層のユニットkの出力 Vkj:中間層のユニットjから出力層のユニットkへの
係合係数 γk :中間層のユニットjのオフセット 以上の計算のなかで使用するWjiとVkjがあらかじめ求
めて荷重データ記憶回路12に記憶させておく値とな
る。
S k = ΣV kj · H j + γ k (4) O k = f (S k ) (5) O k : Output of unit k of output layer V kj : From unit j of intermediate layer to output layer W ji and V kj used among the calculation of the above offset unit j of the intermediate layer is a value to be is stored in the load data storage circuit 12 to seek advance: engaging coefficient gamma k to the unit k.

【0016】また、学習時にO1 を良品のカテゴリとし
て割当、O2 を欠陥カテゴリとして割当てるとすると、
(5)式により得られたO1 の値が良品カテゴリの出力
値であり、O2 の値が欠陥カテゴリの出力値となる。
If O 1 is assigned as a non-defective category and O 2 is assigned as a defect category during learning,
The value of O 1 obtained from the equation (5) is the output value of the non-defective category, and the value of O 2 is the output value of the defective category.

【0017】[0017]

【発明の効果】本発明のはんだ付け検査装置は、リード
先端部からの強い反射光の有無により良品と欠陥の判定
を行っていた代りに、取り込んだパターンからニューロ
演算を行うことにより反射光のパターン形状の違いによ
り判定を行うので精度よく検査を行うことができるとい
う効果がある。
According to the soldering inspection apparatus of the present invention, instead of determining whether the product is a good product or a defect based on the presence or absence of the strong reflected light from the tip of the lead, a neuro calculation is performed from the captured pattern to detect the reflected light. Since the determination is made based on the difference in the pattern shape, there is an effect that the inspection can be performed accurately.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の一実施例のブロック図である。FIG. 1 is a block diagram of an embodiment of the present invention.

【図2】図1中のリード1をパッド3に固着するはんだ
4の例を示す斜視図である。
FIG. 2 is a perspective view showing an example of solder 4 for fixing the lead 1 in FIG. 1 to a pad 3.

【図3】図2に示すはんだ4の反射光のパターンを示す
図である。
3 is a diagram showing a pattern of reflected light from the solder 4 shown in FIG.

【図4】図1中の検査領域内二値化画像データeを格子
状に区切った状態を示す図である。
FIG. 4 is a diagram showing a state in which the binarized image data in the inspection area e in FIG. 1 is sectioned in a grid pattern.

【図5】図1中のニューロ演算回路11の演算を説明す
るための図である。
5 is a diagram for explaining the operation of the neuro operation circuit 11 in FIG.

【図6】従来のはんだ付け検査装置のブロック図であ
る。
FIG. 6 is a block diagram of a conventional soldering inspection device.

【符号の説明】[Explanation of symbols]

1 リード 2 プリント基板 3 パッド 4 はんだ 5 照明 6 カメラ 7 AD変換回路 8 二値化回路 9 検査領域発生回路 10 検査領域記憶回路 11 ニューロ演算回路 12 荷重データ記憶回路 13 判定回路 a アナログ画像信号 b 濃淡画像信号 c 二値化画像信号 d 検査領域信号 e 検査領域内二値化画像信号 f 荷重データ信号 g 演算結果信号 1 Lead 2 Printed Circuit Board 3 Pad 4 Solder 5 Illumination 6 Camera 7 AD Conversion Circuit 8 Binarization Circuit 9 Inspection Area Generation Circuit 10 Inspection Area Storage Circuit 11 Neuro Operation Circuit 12 Weight Data Storage Circuit 13 Judgment Circuit a Analog Image Signal b Density Image signal c Binarized image signal d Inspection area signal e Inspection area binary image signal f Load data signal g Calculation result signal

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 検査対象はんだ付け部に光を照射する照
明と、検査対象はんだ付け部の画像を取り込む前記検査
対象はんだ付け部の上方に取り付けられたカメラと、前
記カメラから入力した画像をAD変換し濃淡画像信号を
出力するAD変換回路と、前記濃淡画像信号を入力し予
め決められた値より明るい部分は“1”に暗い部分は
“0”の二値化画像に変換する二値化回路と、検査領域
を記憶する検査領域記憶回路と、二値化回路より出力さ
れる二値化画像信号に前記検査領域記憶回路に記憶され
ている検査領域を発生させる検査領域発生回路と、荷重
データを記憶する荷重データ記憶回路と、前記検査領域
発生回路より出力される検査領域内二値化画像信号より
前記荷重データ記憶回路から出力される荷重データ信号
を用いてニューロ演算を行うニューロ演算回路と、前記
ニューロ演算回路から出力される演算結果信号を入力し
前記検査対象はんだ付け部の良否の判定を行う判定回路
とを含むことを特徴とするはんだ付け検査装置。
1. An illumination for irradiating a soldering portion to be inspected with light, a camera mounted above the soldering portion to be inspected for capturing an image of the soldering portion to be inspected, and an image inputted from the camera is AD. An AD conversion circuit for converting and outputting a grayscale image signal, and a binarization for inputting the grayscale image signal and converting into a binarized image of "1" for a portion brighter than a predetermined value and "0" for a dark portion A circuit, an inspection area storage circuit that stores the inspection area, an inspection area generation circuit that generates an inspection area stored in the inspection area storage circuit in the binarized image signal output from the binarization circuit, and a load Neuro calculation using a load data storage circuit for storing data and a load data signal output from the load data storage circuit from the inspection region binarized image signal output from the inspection region generation circuit. A soldering inspecting apparatus, comprising: a neuro-calculating circuit for performing the above; and a determination circuit for receiving a calculation result signal output from the neuro-calculating circuit and determining whether the soldering portion to be inspected is good or bad.
JP12247292A 1992-05-15 1992-05-15 Soldering inspector Pending JPH0682223A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12247292A JPH0682223A (en) 1992-05-15 1992-05-15 Soldering inspector

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12247292A JPH0682223A (en) 1992-05-15 1992-05-15 Soldering inspector

Publications (1)

Publication Number Publication Date
JPH0682223A true JPH0682223A (en) 1994-03-22

Family

ID=14836695

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12247292A Pending JPH0682223A (en) 1992-05-15 1992-05-15 Soldering inspector

Country Status (1)

Country Link
JP (1) JPH0682223A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6806009B2 (en) 2001-12-21 2004-10-19 Canon Kabushiki Kaisha Electrophotographic photosensitive member, process cartridge and electrophotographic apparatus

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6806009B2 (en) 2001-12-21 2004-10-19 Canon Kabushiki Kaisha Electrophotographic photosensitive member, process cartridge and electrophotographic apparatus

Similar Documents

Publication Publication Date Title
JP2953736B2 (en) Solder shape inspection method
US7664311B2 (en) Component mounting board inspecting apparatus
JPH04315907A (en) Solder wetting form examining method
JP2795262B2 (en) Flip chip joint inspection equipment
JPH0682223A (en) Soldering inspector
JP2730526B2 (en) BGA joint inspection apparatus and method
JPH05272928A (en) Soldered-part inspecting apparatus
JPH05109858A (en) Tab soldering inspecting device
JPH02212747A (en) Packaged circuit board inspector
JPH0712530A (en) Soldering inspection apparatus
JP2757800B2 (en) Projection inspection device
JP2556180B2 (en) Solder bridge inspection device
JP2765338B2 (en) Chip component mounting inspection equipment
JPH02278105A (en) Inspecting apparatus for soldering
JPH10160426A (en) Method and equipment for inspecting object to be inspected
JP2819696B2 (en) Soldering inspection equipment
JPH04310851A (en) Device for inspecting soldering appearance
JPH04140650A (en) Apparatus for inspecting printed circuit board
JPH02183104A (en) Method and apparatus for inspecting appearance of soldering
JPH05288687A (en) Lead inspection apparatus
JP2803427B2 (en) Surface mount IC lead displacement inspection equipment
JPH07229842A (en) Method and equipment for inspecting dust particle in ic
JPH0572139A (en) Inspection of surface state through bright and dark illumination
JPH05240615A (en) Device for inspecting protrusion of adhesive from chip parts
JPS58744A (en) Inspecting method of bottle or the like

Legal Events

Date Code Title Description
A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20000411