JPH0637824A - Fsk receiver - Google Patents

Fsk receiver

Info

Publication number
JPH0637824A
JPH0637824A JP4187238A JP18723892A JPH0637824A JP H0637824 A JPH0637824 A JP H0637824A JP 4187238 A JP4187238 A JP 4187238A JP 18723892 A JP18723892 A JP 18723892A JP H0637824 A JPH0637824 A JP H0637824A
Authority
JP
Japan
Prior art keywords
frequency
output
oscillator
unit
oscillation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP4187238A
Other languages
Japanese (ja)
Inventor
Kazunari Maeda
一成 前田
Akira Oya
晃 大矢
Takashi Saeki
隆 佐伯
Masanori Kawai
正典 川合
Kazuhiro Matsumoto
一弘 松本
Hiroshi Ogawa
博 小川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Electric Works Co Ltd
Original Assignee
Matsushita Electric Works Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Works Ltd filed Critical Matsushita Electric Works Ltd
Priority to JP4187238A priority Critical patent/JPH0637824A/en
Publication of JPH0637824A publication Critical patent/JPH0637824A/en
Withdrawn legal-status Critical Current

Links

Landscapes

  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

PURPOSE:To improve the accuracy of the oscillation frequency of a basic frequency oscillator at a low cost. CONSTITUTION:The oscillation frequency of a basic frequency oscillator 6 consisting of a voltage controlled oscillator is multiplied by a multiplying part 8. At the same time, the intermediate frequency is divided at a dividing part 9. Both parts 8 and 9 perform the conversion of frequency to secure the coincidence of each converted frequency when a carrier signal containing no data is received and also the oscillation frequency of the oscillator 6 has no error. A frequency comparing part 10 compares the output frequency of the part 8 with that of the part 9. Then this comparison output is converted into a voltage signal by an LPF 11. A memory of a control part 5 stores the logical value of the output of the LPF 11 of a synchronizing part consisting of a prescribed data train pattern. The part 5 compares the output of the LPF 11 of an actual transmission signal with the logical value stored in the memory and then corrects the error of the oscillation frequency of the oscillator 6 to cancel the difference between the output of the LPF 11 and the stored logical value.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、FSK方式で変調され
た信号を受信するFSK受信器において、基本周波数発
振器の発振周波数を補正する方法に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for correcting the oscillation frequency of a fundamental frequency oscillator in an FSK receiver that receives a signal modulated by the FSK method.

【0002】[0002]

【従来の技術】FSK方式で変調された信号を受信する
FSK受信器では、RF部の出力を局部発振部の出力と
混合して中間周波数に変換し、この中間周波数を増幅後
に復調するいわゆるスーパヘテロダイン方式を採用した
ものがある。このようなFSK受信器では、例えば局部
発振部として例えば逓倍部を用い、基本周波数発振器の
発振周波数を逓倍して局部発振周波数を作成している。
2. Description of the Related Art In an FSK receiver which receives a signal modulated by the FSK system, the output of an RF section is mixed with the output of a local oscillating section to convert it to an intermediate frequency, and this so-called super frequency is amplified and demodulated. Some have adopted the heterodyne method. In such an FSK receiver, for example, a multiplication unit is used as the local oscillation unit, and the oscillation frequency of the fundamental frequency oscillator is multiplied to create the local oscillation frequency.

【0003】[0003]

【発明が解決しようとする課題】ところで、上記FSK
受信器では通常は基本周波数発振器の発振周波数精度は
あまり問題とならない。しかし、FSK受信器の基本周
波数発振器の発振周波数をFSK送信器で用いる(例え
ばFSK送受信器である)場合、温度変化や経年変化な
どがあると、正常なFSK方式での送受信を行えなくな
る。そこで、このような場合には精度の高い高価な発振
器を基本周波数発振器として用いる必要があった。
By the way, the above FSK
In the receiver, the oscillation frequency accuracy of the fundamental frequency oscillator does not usually matter. However, when the oscillation frequency of the fundamental frequency oscillator of the FSK receiver is used in the FSK transmitter (for example, the FSK transmitter / receiver), if the temperature changes or changes over time, normal FSK transmission / reception cannot be performed. Therefore, in such a case, it is necessary to use a highly accurate and expensive oscillator as the fundamental frequency oscillator.

【0004】本発明は上述の点に鑑みて為されたもので
あり、その目的とするところは、精度の高い高価な発振
器を用いなくても、基本周波数発振器の発振周波数の精
度を高くできるFSK受信器を提供することにある。
The present invention has been made in view of the above points, and it is an object of the present invention to improve the accuracy of the oscillation frequency of the fundamental frequency oscillator without using an expensive and highly accurate oscillator. To provide a receiver.

【0005】[0005]

【課題を解決するための手段】本発明では、上記目的を
達成するために、予め決められたデータ列パターンで構
成された同期部とデータ部とで少なくとも構成された単
位信号ブロックを連続させた形のFSK変調された信号
を受信し、RF部の出力を局部発振部の出力と混合して
中間周波数に変換し、この中間周波数を増幅後に復調す
るFSK受信器であって、上記局部発振部で局部発振周
波数を作成するための基本周波数を発振する電圧制御発
振器からなる基本周波数発振器と、データ無しのキャリ
ア信号が受信され且つ基本周波数発振器の発振周波数に
ずれがない場合に、上記基本周波数発振器の発振周波数
と中間周波数との変換周波数が一致するように基本周波
数発振器の発振周波数と中間周波数とを夫々周波数変換
する周波数変換手段と、この周波数変換手段の夫々の出
力の周波数を比較する周波数比較手段と、周波数比較手
段の出力を電圧信号に変換する周波数/電圧変換手段
と、基本周波数発振器の発振周波数にずれがない場合に
おける同期部の周波数/電圧変換手段の出力を記憶する
記憶手段と、実際の単位信号ブロックにおける同期部の
周波数/電圧変換手段の出力と上記記憶手段に記憶する
周波数/電圧変換手段の出力とを比較し、その差分を無
くすように基本周波数発振器の発振周波数を可変制御す
る制御手段とを備えている。
According to the present invention, in order to achieve the above object, a unit signal block including at least a synchronization section and a data section, each of which has a predetermined data string pattern, is continuous. A FSK receiver for receiving an FSK-modulated signal of the shape, mixing the output of the RF section with the output of the local oscillating section to an intermediate frequency, and amplifying the intermediate frequency and then demodulating the intermediate frequency. When a carrier signal without data is received and there is no deviation in the oscillation frequency of the fundamental frequency oscillator, a fundamental frequency oscillator consisting of a voltage controlled oscillator that oscillates a fundamental frequency for creating a local oscillation frequency in Frequency converter that converts the oscillation frequency of the fundamental frequency oscillator and the intermediate frequency so that the conversion frequency of the And a frequency comparison means for comparing the frequencies of the outputs of the frequency conversion means, a frequency / voltage conversion means for converting the output of the frequency comparison means into a voltage signal, and a case where there is no deviation in the oscillation frequency of the fundamental frequency oscillator. The storage means for storing the output of the frequency / voltage converting means of the synchronizing portion is compared with the output of the frequency / voltage converting means of the synchronizing portion in the actual unit signal block and the output of the frequency / voltage converting means stored in the storing means. However, a control means for variably controlling the oscillation frequency of the fundamental frequency oscillator is provided so as to eliminate the difference.

【0006】[0006]

【作用】本発明は、受信されるFSK信号の周波数は精
度が高いものである点に着目し、上述のようにいわゆる
PLLループを構成することにより、送信信号の周波数
を基準に基本周波数発振器の発振周波数のずれを補正
し、基本周波数発振器として高精度の高価な発振器を用
いなくても、基本周波数発振器の発振周波数の精度を高
くすることを可能とする。そして、FSK信号のデータ
による周波数の偏移分によって生じる誤差を無くし、正
確に基本周波数発振器の発振周波数のずれを補正するた
めに、送信信号の予めデータ列パターンが決まっている
同期部を用い、データによる偏移分を除去して基本周波
数発振器の発振周波数のずれを補正する。
The present invention pays attention to the fact that the frequency of the received FSK signal is highly accurate, and by constructing the so-called PLL loop as described above, the fundamental frequency oscillator of the basic frequency oscillator is based on the frequency of the transmission signal. It is possible to correct the deviation of the oscillation frequency and increase the accuracy of the oscillation frequency of the fundamental frequency oscillator without using a highly accurate and expensive oscillator as the fundamental frequency oscillator. Then, in order to eliminate the error caused by the frequency shift due to the data of the FSK signal and to accurately correct the deviation of the oscillation frequency of the fundamental frequency oscillator, the synchronization unit in which the data string pattern of the transmission signal is predetermined is used, The deviation due to the data is removed to correct the deviation of the oscillation frequency of the fundamental frequency oscillator.

【0007】[0007]

【実施例】図1乃至図3に本発明の一実施例を示す。本
実施例のFSK受信器は、基本構成として図1に示すよ
うに、アンテナ入力を増幅するRF部1と、基本周波数
を発振する基本周波数発振器6と、基本周波数発振器6
の出力を逓倍する局部発振部としての逓倍部7と、RF
部1の出力と逓倍部7の出力とを混合して中間周波数に
変換するミキサ2と、このミキサ2の出力である中間周
波数信号を増幅するIF部3と、このIF部3の出力を
復調する復調部4と、復調部4の出力に基づいてデータ
内容の判定などの処理を行うCPUからなる制御部5と
を備えている。
1 to 3 show an embodiment of the present invention. As shown in FIG. 1 as a basic configuration, the FSK receiver of the present embodiment has an RF unit 1 that amplifies an antenna input, a basic frequency oscillator 6 that oscillates a basic frequency, and a basic frequency oscillator 6
A multiplication unit 7 as a local oscillation unit that multiplies the output of
The mixer 2 that mixes the output of the unit 1 and the output of the frequency multiplier 7 to convert to an intermediate frequency, the IF unit 3 that amplifies the intermediate frequency signal that is the output of the mixer 2, and the output of the IF unit 3 are demodulated. The demodulation unit 4 and the control unit 5 including a CPU that performs processing such as determination of data content based on the output of the demodulation unit 4.

【0008】そして、本実施例では基本周波数発振器6
の発振周波数の精度を高くするために、上記構成に加え
て、ミキサ2の出力をM分周する分周部9と、基本周波
数発振器6の出力をN2倍に逓倍する逓倍部8と、この
逓倍部8及び分周部9の出力の周波数を比較する周波数
比較部10と、周波数比較部10の出力を電圧に変換す
る周波数/電圧変換手段としてのローパスフィルタ11
と、このローパスフィルタ11の出力をA/D変換して
制御部5に与えるA/D変換部12と、制御部5の制御
出力をD/A変換して基本周波数発振器6に与えるD/
A変換部13とを備えている。
In this embodiment, the fundamental frequency oscillator 6
In order to increase the accuracy of the oscillation frequency of the above, in addition to the above configuration, a frequency divider 9 for dividing the output of the mixer 2 by M, a multiplier 8 for multiplying the output of the fundamental frequency oscillator 6 by N2, A frequency comparison unit 10 that compares the frequencies of the outputs of the frequency multiplication unit 8 and the frequency division unit 9 and a low-pass filter 11 as frequency / voltage conversion means that converts the output of the frequency comparison unit 10 into a voltage.
And an A / D converter 12 for A / D converting the output of the low-pass filter 11 and applying it to the controller 5, and a D / A converter for converting the control output of the controller 5 and applying it to the fundamental frequency oscillator 6.
The A conversion unit 13 is provided.

【0009】つまり、送信信号の周波数は高精度なもの
である。そこで、本実施例では上記付加構成によりPL
Lループを形成し(但し、制御部5を含む)、FSK信
号の周波数を基準にして基本周波数発振器6の周波数を
ずれを補正するようにしたものである。この場合、基本
周波数発振器6は周波数を補正できるように発振周波数
が可変自在である必要があるので、本実施例の場合には
基本周波数発振器6としてD/A変換部13の出力に応
じて発振周波数が可変自在な電圧制御発振器(VCO)
を用いてある。そして、周波数変換手段として用いてあ
る逓倍部8と分周部9とでは、データ無しのキャリア信
号が受信され、且つ基本周波数発振器6の発振周波数に
ずれがない場合に、上記基本周波数発振器6の発振周波
数と中間周波数との変換周波数が一致するように、逓倍
比及び分周比を設定してある。また、周波数比較手段と
しての周波数比較部10の出力を電圧信号に変換する周
波数/電圧変換手段としてローパスフィルタ11を用い
てある。
That is, the frequency of the transmission signal is highly accurate. Therefore, in this embodiment, the PL is configured by the above-mentioned additional configuration.
An L loop is formed (however, the control unit 5 is included), and the deviation of the frequency of the fundamental frequency oscillator 6 is corrected with reference to the frequency of the FSK signal. In this case, the fundamental frequency oscillator 6 needs to have a variable oscillation frequency so that the frequency can be corrected. Therefore, in the case of the present embodiment, the fundamental frequency oscillator 6 oscillates according to the output of the D / A conversion unit 13. Voltage controlled oscillator (VCO) with variable frequency
Is used. When the carrier signal without data is received and the oscillation frequency of the fundamental frequency oscillator 6 is not deviated, the multiplication unit 8 and the frequency division unit 9 used as the frequency conversion means have The multiplication ratio and the frequency division ratio are set so that the conversion frequencies of the oscillation frequency and the intermediate frequency match. Further, the low-pass filter 11 is used as the frequency / voltage converting means for converting the output of the frequency comparing section 10 as the frequency comparing means into a voltage signal.

【0010】但し、このようにFSK信号の周波数を基
準にして基本周波数発振器6の周波数をずれを補正する
場合には、キャリア信号(F)に重畳されるデータに基
づく周波数の偏移分(±df)により基本周波数発振器
6の発振周波数の補正に誤差を生じる問題がある。そこ
で、本実施例ではデータに基づく周波数の偏移分(±d
f)による誤差を無くすために次の方法を採用してい
る。
However, in the case of correcting the deviation of the frequency of the fundamental frequency oscillator 6 with reference to the frequency of the FSK signal in this way, the frequency deviation (±) based on the data superimposed on the carrier signal (F) is used. There is a problem that an error occurs in the correction of the oscillation frequency of the fundamental frequency oscillator 6 due to df). Therefore, in this embodiment, the frequency shift amount (± d
The following method is adopted to eliminate the error caused by f).

【0011】送信信号は、図3に示すように、予め決め
られたデータ列パターンで構成された同期部SYNCと
データ部DATAとで少なくとも構成された単位信号ブ
ロック(以下、バッチと呼ぶ)を連続させた形になって
いる。ここで、上記バッチの同期部SYNCにおけるA
/D変換器12の出力の論理値は、同期部SYNCでは
データ列パターンが決まっているので、予め算出するこ
とができる。そして、この論理値と実際のA/D変換器
12との出力の差は、基本周波数発振器6の発振周波数
のずれに対応することになるので、この差分を打ち消す
ように基本周波数発振器6の発振周波数を補正すれば、
データに基づく周波数の偏移分(±df)に影響される
ことなく、基本周波数発振器6の発振周波数のずれを無
くすことができることになる。
As shown in FIG. 3, the transmission signal is made up of a unit signal block (hereinafter referred to as a batch) which is composed of at least a synchronization section SYNC and a data section DATA each having a predetermined data string pattern. It has a shape. Here, A in the synchronization unit SYNC of the batch
The logical value of the output of the / D converter 12 can be calculated in advance because the data string pattern is determined in the synchronization unit SYNC. Since the difference between the logical value and the actual output of the A / D converter 12 corresponds to the deviation of the oscillation frequency of the fundamental frequency oscillator 6, the oscillation of the fundamental frequency oscillator 6 is canceled so as to cancel this difference. If you correct the frequency,
The deviation of the oscillation frequency of the fundamental frequency oscillator 6 can be eliminated without being affected by the deviation (± df) of the frequency based on the data.

【0012】以下、本実施例の動作を具体的に説明す
る。まず、バッチの同期部SYNCにおけるA/D変換
器12の出力の論理値がいかなるものであるかを図1を
用いて説明する。なお、基本周波数発振器6の発振周波
数をFCとし、受信信号の周波数をFR(F±df)と
して以下の説明を行い、以下における各部の出力は特に
言及しない場合は周波数を意味する。
The operation of this embodiment will be specifically described below. First, what the logical value of the output of the A / D converter 12 in the synchronization unit SYNC of the batch is will be described with reference to FIG. The following description will be made assuming that the oscillation frequency of the fundamental frequency oscillator 6 is FC and the frequency of the received signal is FR (F ± df), and the output of each unit below means the frequency unless otherwise specified.

【0013】基本周波数発振器6の発振周波数FCは逓
倍部7及び逓倍部8で夫々N1,N2倍される。ここ
で、逓倍部7の出力FC×N1は、RF部1で受信され
たFSK信号FR(=F±df)とミキサ2で混合され
る。この場合のミキサ2の出力はFR−FC×N1とな
る。そして、このミキサ2の出力は分周部9でM分周さ
れ、この分周部9の出力FAは、 FA=(FR−FC×N1)/M …(1) となる。上記逓倍部8の出力FBは、 FB=FC×N2 …(2) となる。
The oscillating frequency FC of the fundamental frequency oscillator 6 is multiplied by N1 and N2 in the frequency multiplication section 7 and the frequency multiplication section 8, respectively. Here, the output FC × N1 of the frequency multiplication unit 7 is mixed by the mixer 2 with the FSK signal FR (= F ± df) received by the RF unit 1. The output of the mixer 2 in this case is FR-FC × N1. Then, the output of the mixer 2 is divided by M in the frequency dividing unit 9, and the output FA of the frequency dividing unit 9 is FA = (FR-FC * N1) / M (1). The output FB of the multiplier 8 is FB = FC × N2 (2)

【0014】ここで、受信器が送信器の発するキャリア
信号F(信号無し,FR=F)を受信しているときは、
上記逓倍部7,8の逓倍比N1,N2及び分周部9の分
周比Mは、次式を満たすように設定される。 FA=FB (F−FC×N1)/M=FC×N2 …(3) ここで、予めデータ列パターンが決まっている同期部S
YNC(F±df)が受信されたとし、且つ基本周波数
発振器6の発振する基本周波数にずれがないとすると、
このときの周波数比較部10からは、 (FR−F)/M=±df/M …(4) が出力される。このときの周波数比較部10の出力(±
df/M)をローパスフィルタ11に通したときの出力
電圧はVRとなり、その出力電圧VRをA/D変換器1
2でディジタル値に変換した値はVRDとなる。つま
り、このA/D変換器12の出力VRDは出力論理値と
して予め求めることができるので、この出力論理値を制
御部5が備えるメモリ内に予め格納しておく。
Here, when the receiver receives the carrier signal F (no signal, FR = F) emitted from the transmitter,
The multiplication ratios N1 and N2 of the frequency multiplication units 7 and 8 and the frequency division ratio M of the frequency division unit 9 are set so as to satisfy the following equation. FA = FB (F-FC * N1) / M = FC * N2 (3) Here, the synchronization unit S in which the data string pattern is determined in advance.
If YNC (F ± df) is received and there is no deviation in the fundamental frequency oscillated by the fundamental frequency oscillator 6,
At this time, the frequency comparison unit 10 outputs (FR-F) / M = ± df / M (4). Output of frequency comparison unit 10 at this time (±
df / M) is passed through the low-pass filter 11, the output voltage becomes VR, and the output voltage VR is converted to A / D converter 1
The value converted into a digital value in 2 becomes VRD. That is, since the output VRD of the A / D converter 12 can be obtained in advance as an output logical value, this output logical value is stored in advance in the memory provided in the control unit 5.

【0015】次に、基本周波数発振器6の発振周波数に
ずれがある(FC+A)場合、図2に示すように分周部
9の出力FAは、 FA=(FR−(FC+A)×N1)/M …(5) となり、逓倍部8の出力FBは、 FB=(FC+A)×N2 …(6) となる。従って、周波数比較部10の出力は、(3)式
より、(FR−F)/M−(A×N1)/M−A×N2 =±df/M−A×(N1/M−N2) …(7) この周波数比較部10の出力をローパスフィルタ11で
電圧信号に変換し、A/D変換器12でディジタル値に
変換した出力は、基本周波数発振器6の発振周波数FC
からのずれAに応じた分αだけ変化して、VRD+αと
なる。
Next, when the oscillation frequency of the fundamental frequency oscillator 6 is deviated (FC + A), the output FA of the frequency divider 9 is FA = (FR- (FC + A) × N1) / M as shown in FIG. (5) and the output FB of the multiplication unit 8 is FB = (FC + A) × N2 (6) Therefore, the output of the frequency comparison unit 10 is (FR−F) / M− (A × N1) / M−A × N2 = ± df / M−A × (N1 / M−N2) according to the equation (3). (7) The output of the frequency comparison unit 10 is converted into a voltage signal by the low-pass filter 11 and converted into a digital value by the A / D converter 12, and the output is the oscillation frequency FC of the fundamental frequency oscillator 6.
VRD + α is obtained by changing by α depending on the deviation A from.

【0016】制御部5では上記ずれ成分αを0とするよ
うに、D/A変換部13を介して基本周波数発振器6か
ら出力される基本周波数を変化させて、α=0となる補
正を行う。このようにすれば、受信される精度の高いF
SK信号の受信信号を用いて、自己の基本周波数発振器
6の基本周波数を補正することができ、精度の高い高価
な発振器を基本周波数発振器に使用しなくて済む。
The control unit 5 changes the fundamental frequency output from the fundamental frequency oscillator 6 via the D / A conversion unit 13 so that the deviation component α is set to 0, and corrects α = 0. . In this way, the F received with high accuracy can be received.
The received signal of the SK signal can be used to correct the fundamental frequency of its own fundamental frequency oscillator 6, and it is not necessary to use a highly accurate and expensive oscillator as the fundamental frequency oscillator.

【0017】なお、このような基本周波数発振器6の周
波数補正を常時行うようにしてもよいが、定期的に行う
ようにしてもよいことは言うでもない。
The frequency correction of the fundamental frequency oscillator 6 may be always performed, but it goes without saying that it may be periodically performed.

【0018】[0018]

【発明の効果】本発明は上述のように、予め決められた
データ列パターンで構成された同期部とデータ部とで少
なくとも構成された単位信号ブロックを連続させた形の
FSK変調された信号を受信し、RF部の出力を局部発
振部の出力と混合して中間周波数に変換し、この中間周
波数を増幅後に復調するFSK受信器であって、上記局
部発振部で局部発振周波数を作成するための基本周波数
を発振する電圧制御発振器からなる基本周波数発振器
と、データ無しのキャリア信号が受信され且つ基本周波
数発振器の発振周波数にずれがない場合に、上記基本周
波数発振器の発振周波数と中間周波数との変換周波数が
一致するように基本周波数発振器の発振周波数と中間周
波数とを夫々周波数変換する周波数変換手段と、この周
波数変換手段の夫々の出力の周波数を比較する周波数比
較手段と、周波数比較手段の出力を電圧信号に変換する
周波数/電圧変換手段と、基本周波数発振器の発振周波
数にずれがない場合における同期部の周波数/電圧変換
手段の出力を記憶する記憶手段と、実際の単位信号ブロ
ックにおける同期部の周波数/電圧変換手段の出力と上
記記憶手段に記憶する周波数/電圧変換手段の出力とを
比較し、その差分を無くすように基本周波数発振器の発
振周波数を可変制御する制御手段とを備えているので、
受信される高精度な送信信号の周波数を基準にして、基
本周波数発振器の発振周波数のずれを補正し、基本周波
数発振器として高精度の高価な発振器を用いなくても、
基本周波数発振器の発振周波数の精度を高くすることが
できる。しかも、送信信号の予めデータ列パターンが決
まっている同期部を用い、データによる偏移分を除去し
て基本周波数発振器の発振周波数のずれを補正するの
で、FSK信号のデータに基づく周波数の偏移分によっ
て生じる誤差を無くす形で、正確に基本周波数発振器の
発振周波数のずれを補正することができる。
As described above, the present invention provides an FSK-modulated signal in which unit signal blocks each including at least a synchronization section and a data section each having a predetermined data string pattern are continuous. An FSK receiver for receiving, converting the output of the RF unit with the output of the local oscillating unit and converting it to an intermediate frequency, and amplifying and demodulating this intermediate frequency, in order to create the local oscillating frequency in the local oscillating unit. When the carrier signal without data is received and there is no deviation in the oscillation frequency of the fundamental frequency oscillator, the oscillation frequency of the fundamental frequency oscillator and the intermediate frequency Frequency conversion means for converting the oscillation frequency of the fundamental frequency oscillator and the intermediate frequency so that the conversion frequencies match, and each of the frequency conversion means. The frequency comparison means for comparing the frequencies of the outputs, the frequency / voltage conversion means for converting the output of the frequency comparison means into a voltage signal, and the frequency / voltage conversion means for the synchronizing part when there is no deviation in the oscillation frequency of the fundamental frequency oscillator The storage means for storing the output is compared with the output of the frequency / voltage conversion means of the synchronizing unit in the actual unit signal block and the output of the frequency / voltage conversion means stored in the storage means to basically eliminate the difference. Since the control means for variably controlling the oscillation frequency of the frequency oscillator is provided,
Correcting the deviation of the oscillation frequency of the fundamental frequency oscillator based on the frequency of the received highly accurate transmission signal, without using a highly accurate and expensive oscillator as the fundamental frequency oscillator,
The accuracy of the oscillation frequency of the fundamental frequency oscillator can be increased. Moreover, since the shift part due to the data is removed and the deviation of the oscillation frequency of the fundamental frequency oscillator is corrected by using the synchronizing part in which the data string pattern of the transmission signal is determined in advance, the shift of the frequency based on the data of the FSK signal is corrected. The deviation of the oscillation frequency of the fundamental frequency oscillator can be accurately corrected by eliminating the error caused by the minute.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の一実施例の構成を示すブロック図であ
る。
FIG. 1 is a block diagram showing the configuration of an embodiment of the present invention.

【図2】同上における基本周波数発振器の基本周波数の
ずれの補正方法の説明図である。
FIG. 2 is an explanatory diagram of a method of correcting the deviation of the fundamental frequency of the fundamental frequency oscillator in the above.

【図3】FSK信号のフォーマットを示す説明図であ
る。
FIG. 3 is an explanatory diagram showing a format of an FSK signal.

【符号の説明】[Explanation of symbols]

1 RF部 2 ミキサ 3 IF部 4 復調部 5 制御部 6 基本周波数発振器 7,8 逓倍部 9 分周部 10 周波数比較部 11 ローパスフィルタ 1 RF section 2 mixer 3 IF section 4 demodulation section 5 control section 6 basic frequency oscillator 7, 8 multiplication section 9 frequency division section 10 frequency comparison section 11 low-pass filter

【手続補正書】[Procedure amendment]

【提出日】平成4年11月9日[Submission date] November 9, 1992

【手続補正1】[Procedure Amendment 1]

【補正対象書類名】明細書[Document name to be amended] Statement

【補正対象項目名】0015[Name of item to be corrected] 0015

【補正方法】変更[Correction method] Change

【補正内容】[Correction content]

【0015】次に、基本周波数発振器6の発振周波数に
ずれがある(FC+A)場合、図2に示すように分周部
9の出力FAは、 FA=(FR−(FC+A)×N1)/M …(5) となり、逓倍部8の出力FBは、 FB=(FC+A)×N2 …(6) となる。従って、周波数比較部10の出力は、(3)式
より、 (FR−F)/M−(A×N1)/M−A×N2=±df/M−A×(N1/M+N2) …(7) この周波数比較部10の出力をローパスフィルタ11で
電圧信号に変換し、A/D変換器12でディジタル値に
変換した出力は、基本周波数発振器6の発振周波数FC
からのずれAに応じた分αだけ変化して、VRD+αと
なる。
Next, when the oscillation frequency of the fundamental frequency oscillator 6 is deviated (FC + A), the output FA of the frequency divider 9 is FA = (FR- (FC + A) × N1) / M as shown in FIG. (5) and the output FB of the multiplication unit 8 is FB = (FC + A) × N2 (6) Therefore, the output of the frequency comparison unit 10 is (FR-F) / M- (A * N1) / MA * N2 = ± df / MA * (N1 / M + N2) ( 7) The output of the frequency comparison unit 10 is converted into a voltage signal by the low pass filter 11 and converted into a digital value by the A / D converter 12, and the output is the oscillation frequency FC of the fundamental frequency oscillator 6.
VRD + α is obtained by changing by α depending on the deviation A from.

───────────────────────────────────────────────────── フロントページの続き (72)発明者 川合 正典 大阪府門真市大字門真1048番地松下電工株 式会社内 (72)発明者 松本 一弘 大阪府門真市大字門真1048番地松下電工株 式会社内 (72)発明者 小川 博 大阪府門真市大字門真1048番地松下電工株 式会社内 ─────────────────────────────────────────────────── ─── Continuation of front page (72) Masanori Kawai, 1048, Kadoma, Kadoma, Osaka Prefecture, Matsushita Electric Works Co., Ltd. (72) Kazuhiro Matsumoto, 1048, Kadoma, Kadoma, Osaka City, Matsushita Electric Works, Ltd. 72) Inventor Hiroshi Ogawa 1048 Kadoma, Kadoma City, Osaka Prefecture Matsushita Electric Works Co., Ltd.

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 予め決められたデータ列パターンで構成
された同期部とデータ部とで少なくとも構成された単位
信号ブロックを連続させた形のFSK変調された信号を
受信し、RF部の出力を局部発振部の出力と混合して中
間周波数に変換し、この中間周波数を増幅後に復調する
FSK受信器であって、上記局部発振部で局部発振周波
数を作成するための基本周波数を発振する電圧制御発振
器からなる基本周波数発振器と、データ無しのキャリア
信号が受信され且つ基本周波数発振器の発振周波数にず
れがない場合に、上記基本周波数発振器の発振周波数と
中間周波数との変換周波数が一致するように基本周波数
発振器の発振周波数と中間周波数とを夫々周波数変換す
る周波数変換手段と、この周波数変換手段の夫々の出力
の周波数を比較する周波数比較手段と、周波数比較手段
の出力を電圧信号に変換する周波数/電圧変換手段と、
基本周波数発振器の発振周波数にずれがない場合におけ
る同期部の周波数/電圧変換手段の出力を記憶する記憶
手段と、実際の単位信号ブロックにおける同期部の周波
数/電圧変換手段の出力と上記記憶手段に記憶する周波
数/電圧変換手段の出力とを比較し、その差分を無くす
ように基本周波数発振器の発振周波数を可変制御する制
御手段とを備えて成ることを特徴とするFSK受信器。
1. An FSK-modulated signal in which a unit signal block composed of at least a synchronization section and a data section each having a predetermined data string pattern is continuous and receives an output of an RF section. An FSK receiver that mixes with the output of a local oscillator and converts it to an intermediate frequency, amplifies and demodulates this intermediate frequency, and is a voltage control that oscillates a fundamental frequency for creating a local oscillation frequency in the local oscillator. When a carrier signal without data is received and there is no deviation in the oscillation frequency of the fundamental frequency oscillator, the fundamental frequency oscillator composed of the oscillator is adjusted so that the conversion frequency of the oscillation frequency of the fundamental frequency oscillator matches the conversion frequency of the intermediate frequency. The frequency conversion means for converting the oscillation frequency of the frequency oscillator and the intermediate frequency respectively, and the frequency of the output of each of the frequency conversion means are compared. Frequency comparison means, frequency / voltage conversion means for converting the output of the frequency comparison means into a voltage signal,
The storage unit stores the output of the frequency / voltage conversion unit of the synchronizing unit when the oscillation frequency of the fundamental frequency oscillator is not displaced, and the output of the frequency / voltage converting unit of the synchronizing unit in the actual unit signal block and the storage unit. An FSK receiver comprising: control means for comparing the stored output of the frequency / voltage conversion means and variably controlling the oscillation frequency of the fundamental frequency oscillator so as to eliminate the difference.
JP4187238A 1992-07-15 1992-07-15 Fsk receiver Withdrawn JPH0637824A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4187238A JPH0637824A (en) 1992-07-15 1992-07-15 Fsk receiver

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4187238A JPH0637824A (en) 1992-07-15 1992-07-15 Fsk receiver

Publications (1)

Publication Number Publication Date
JPH0637824A true JPH0637824A (en) 1994-02-10

Family

ID=16202476

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4187238A Withdrawn JPH0637824A (en) 1992-07-15 1992-07-15 Fsk receiver

Country Status (1)

Country Link
JP (1) JPH0637824A (en)

Similar Documents

Publication Publication Date Title
JP3173788B2 (en) Digital transmission equipment and direct conversion receiver
US5793819A (en) Radio communication terminal station
JPH0715371A (en) Superheterodyne system transmission/reception method and transmitter/receiver
CA2118810C (en) Radio having a combined pll and afc loop and method of operating the same
JPH0637824A (en) Fsk receiver
JPH0637825A (en) Fsk receiver
US6144844A (en) Method and system for controlling frequency
JP3042429B2 (en) Automatic frequency control circuit
JPH07327058A (en) Satellite communication receiver
JPH05347639A (en) Fsk receiver
JP3105381B2 (en) QPSK modulator and QPSK demodulator
JPH09326752A (en) Mobile communication terminal equipment
JP2752850B2 (en) Receiving machine
JP2506027B2 (en) AFC circuit
JP2937865B2 (en) Wireless receiver
JP2733089B2 (en) Frequency error detection circuit
JPS6089155A (en) Phase locked loop system
JPH07183924A (en) Automatic frequency control circuit
JPH0435140A (en) Frequency synchronizing system
JPH06216957A (en) Orthogonal demodulation frequency automatic adjusting circuit
JP2636614B2 (en) Double superheterodyne radio
JPH077921B2 (en) FM transmitter circuit
JPH03284016A (en) Afc circuit for satellite broadcast receiver
JP2829548B2 (en) Local signal generation circuit
JPS5845860B2 (en) modulation circuit

Legal Events

Date Code Title Description
A300 Withdrawal of application because of no request for examination

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 19991005