JPH06349962A - Manufacture of semiconductor device - Google Patents

Manufacture of semiconductor device

Info

Publication number
JPH06349962A
JPH06349962A JP14034193A JP14034193A JPH06349962A JP H06349962 A JPH06349962 A JP H06349962A JP 14034193 A JP14034193 A JP 14034193A JP 14034193 A JP14034193 A JP 14034193A JP H06349962 A JPH06349962 A JP H06349962A
Authority
JP
Japan
Prior art keywords
cap
glass
base
mounting surface
mounting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP14034193A
Other languages
Japanese (ja)
Inventor
Yoshito Sato
善人 佐藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Renesas Eastern Japan Semiconductor Inc
Original Assignee
Hitachi Ltd
Hitachi Tohbu Semiconductor Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd, Hitachi Tohbu Semiconductor Ltd filed Critical Hitachi Ltd
Priority to JP14034193A priority Critical patent/JPH06349962A/en
Publication of JPH06349962A publication Critical patent/JPH06349962A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To prevent generation of bubbles in a glass adhered part by mounting a base and a cap by glass-adhering a central part of a cap or base mounting surface to a glass layer formed at the central part of the mounting surface to be high and sealing a semiconductor element. CONSTITUTION:A cap 1 is formed in a rectangular shape, and a central part is so coated to be high along a frame as to form three sealing glass layers 2a-2c of a mounting surface 2 of the cap 1 side. On the other hand, a base 3 is formed similarly to the cap 1 in a rectangular shape, and a mounting surface 4 of the base 3 side is formed of glass equivalent to that of the cap mounting surface 2. The cap 1 and the base 3 are positioned, both mounting surfaces 2, 4 are raised to a temperature for melting in a sealing furnace, and adhered to seal a semiconductor element 6 therein. Thus, reliability can be improved without generating bubbles in a glass-adhered part.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は半導体装置の製造方法に
係り、特にセラミックからなるベースおよびキャップを
使用するガラス封止タイプの半導体装置に適用して有効
な技術に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method of manufacturing a semiconductor device, and more particularly to a technique effective when applied to a glass-sealed type semiconductor device using a base and a cap made of ceramics.

【0002】[0002]

【従来の技術】半導体装置の製造においては、半導体素
子を封止する技術として主に安価な量産に使用される樹
脂封止タイプのものと高信頼度を要求されるガラス封止
タイプのものがある。樹脂封止タイプのものについては
トランスファモールドによって成形されるが、ガラス封
止のもの例えばDILG(Dual・Inline・P
ackage),FPG(Flat・Package・
Glass)についてはセラミック系の材料からなるベ
ースとキャップを形成しベースは外部リードを取付け、
所望の位置に半導体素子を取付けた後、ガラスにてキャ
ップを接着し封止するものである。
2. Description of the Related Art In the manufacture of semiconductor devices, there are a resin-sealed type that is mainly used for mass production at low cost and a glass-sealed type that requires high reliability as a technique for sealing semiconductor elements. is there. A resin-sealed type is molded by transfer molding, but a glass-sealed type such as DILG (Dual Inline P
package), FPG (Flat / Package /
For Glass), a base made of ceramic material and a cap are formed, and external leads are attached to the base.
After mounting the semiconductor element at a desired position, a cap is adhered and sealed with glass.

【0003】またこのような封止技術の一例を示したも
のとして「LSI設計製作技術」昭和62年9月30日
刊、森末道忠監修、電気書院発行、404頁から440
頁がある。
An example of such encapsulation technology is shown in "LSI design and manufacturing technology" published on September 30, 1987, supervised by Michitada Morisue, published by Denki Shoin, pages 404 to 440.
There is a page.

【0004】[0004]

【発明が解決しようとする課題】しかしガラス封止タイ
プのものはベースおよびキャップの取付け面にガラスが
均等に塗布されたものであるため、自重で取付け面のガ
ラスの中央部が沈み込み、取付け面の端部が盛り上がる
ような形状となってしまうという現象が発生する。この
ような現象はベースとキャップとの取付け時において、
ガラス面の端部が盛り上がっており端部から取付面が接
着するため、その間に気泡を形成してしまう原因となっ
ていた。このような気泡はガラス封止面のクラックを引
き起こしたり、外観不良、信頼性の低下などの問題を発
生していた。
However, in the glass-sealed type, since the mounting surfaces of the base and the cap are evenly coated with glass, the central portion of the glass on the mounting surface sinks due to its own weight, and mounting is performed. There occurs a phenomenon that the edge of the surface becomes a bulge. This phenomenon occurs when the base and cap are attached.
Since the end portion of the glass surface is raised and the mounting surface is bonded from the end portion, it has been a cause of forming bubbles between them. Such bubbles have caused problems such as cracks on the glass sealing surface, poor appearance, and reduced reliability.

【0005】本願発明の目的は上記したような問題を解
決し、信頼性の高いガラス封止型の半導体装置を提供す
ることを目的とする。
An object of the present invention is to solve the above problems and to provide a highly reliable glass-sealed semiconductor device.

【0006】[0006]

【課題を解決するための手段】本願において開示される
発明のうち代表的なものの手段について説明すれば下記
のとおりである。
Means for representing a typical one of the inventions disclosed in the present application will be described as follows.

【0007】すなわち矩形に形成され半導体素子を取り
付ける凹部を有しその周囲に形成された取付面にガラス
層を有するベースと、前記凹部に半導体素子を取り付け
た後、前記凹部を密閉しかつ前記ベースの取付面におい
て接続されるキャップを有する半導体装置の製造方法に
おいて、前記ベースおよびキャップの取付けは前記キャ
ップあるいはベースの取付面において中央部を高く形成
したガラス層にて、取付け面の中央からガラス接着し半
導体素子を封止するものである。
That is, a base having a recess formed in a rectangular shape for mounting a semiconductor element and having a glass layer on a mounting surface formed around the recess, and after mounting the semiconductor element in the recess, the recess is sealed and the base is formed. In the method of manufacturing a semiconductor device having a cap connected at the mounting surface, the base and the cap are mounted by glass bonding from the center of the mounting surface with a glass layer having a high central portion on the mounting surface of the cap or the base. Then, the semiconductor element is sealed.

【0008】[0008]

【作用】上記した手段によれば、必ず取付け面の中央部
分からガラスが接着されることとなるので、空気が取付
け面内から外部に逃げていくので、取付け部内に気泡が
発生することがなくなる。
According to the above-mentioned means, the glass is always adhered from the central portion of the mounting surface, so that the air escapes from the inside of the mounting surface to the outside, so that no bubbles are generated in the mounting portion. .

【0009】[0009]

【実施例】図1は本願発明の半導体装置の製造方法に使
用するガラス封止タイプの半導体装置のキャップを示し
た正面図と側面断面図である。図2は図1に示したキャ
ップを使用しベースに取り付ける場合を示した側面断面
図である。
1 is a front view and a side sectional view showing a cap of a glass-sealed type semiconductor device used in a method of manufacturing a semiconductor device according to the present invention. FIG. 2 is a side sectional view showing a case where the cap shown in FIG. 1 is used and attached to the base.

【0010】図1に示したように本実施例におけるキャ
ップ1はセラミックからなり、矩形に形成され、さらに
キャップ側取付面2の封止ガラス層が枠に沿っての中央
部が高く形成されるように塗布されている。このように
中央部が高く形成された段階状のガラス層の形成につい
ては、徐々に取付面中央が小さくなるようにしたマスク
を使用し、複数回のガラス塗布を取付面2に行なうこと
で形成する。本実施例については3枚のマスクを用いて
ガラス層2a、2b、2cの3層が形成され、ガラス層
2cが最も少ない面積となり取付面中央部のガラス層を
形成している。これらガラス層を形成するガラスについ
ては低融点ガラスを用いている。
As shown in FIG. 1, the cap 1 in this embodiment is made of ceramic and is formed in a rectangular shape. Further, the sealing glass layer of the cap-side mounting surface 2 is formed to have a high central portion along the frame. Is applied as. In order to form the stepwise glass layer having a high central portion as described above, a mask having a gradually decreasing center of the mounting surface is used, and the glass is applied to the mounting surface 2 a plurality of times. To do. In this embodiment, three layers of glass layers 2a, 2b and 2c are formed using three masks, and the glass layer 2c has the smallest area to form the glass layer in the central portion of the mounting surface. Low melting point glass is used as the glass forming these glass layers.

【0011】ベース3はキャップ1とやはり同様に矩形
に形成されている。キャップ1とベース3の接着におい
ては、既にベース中央部に形成された素子取付けのため
の凹部に半導体素子6がAu−Si層7によって取り付
けられ、ベース側取付面4は前記キャップ取付面2に使
用したものと同等なガラスを用いて取付られたリード8
と前記ガラスで形成され、半導体素子6と外部リード8
とはワイヤボンディングにより接続工程が終了してい
る。このようなベース3を用意し、前記キャップ2を前
記ベース3上に位置決め配置し、封止炉をガラス層の溶
融する温度まで高め通過することによって前記取付面の
ガラス層を溶かして接着し封止される。この際キャップ
1およびベース3はキャップ枠に沿って高く形成された
中央部より接着し、徐々に端部まで接着し半導体素子6
を内部に封止する。
Similarly to the cap 1, the base 3 is formed in a rectangular shape. When the cap 1 and the base 3 are bonded, the semiconductor element 6 is attached by the Au—Si layer 7 to the element attachment recess already formed in the center of the base, and the base side attachment surface 4 is attached to the cap attachment surface 2. Lead 8 attached using the same glass as used
And the semiconductor element 6 and the external lead 8 formed of the glass.
The connection process is completed by wire bonding. Such a base 3 is prepared, the cap 2 is positioned and arranged on the base 3, and the glass layer on the mounting surface is melted and adhered by sealing by passing through a sealing furnace to a temperature at which the glass layer melts. Be stopped. At this time, the cap 1 and the base 3 are adhered to each other from the central portion which is formed higher along the cap frame, and gradually adhered to the end portions of the semiconductor element 6.
Is sealed inside.

【0012】本実施例によれば、キャップ取付面のガラ
ス層の形状を変更することによって適用することが可能
である。
According to this embodiment, it can be applied by changing the shape of the glass layer on the cap mounting surface.

【0013】[0013]

【発明の効果】本願において開示される発明によって得
られるものの効果を記載すれば下記の通りである。
The effects of the invention obtained by the invention disclosed in the present application are as follows.

【0014】すなわちセラミックベースおよびキャップ
を使用したガラス封止タイプの半導体装置の製造におい
て、ガラス接着部に気泡の発生することがなく信頼性の
向上した半導体装置を得ることが可能となる。
That is, in the manufacture of a glass-sealed type semiconductor device using a ceramic base and a cap, it is possible to obtain a semiconductor device with improved reliability without generating bubbles in the glass bonding portion.

【0015】本願発明はその技術を逸脱しない範囲にお
いて種々変更可能であることはいうまでもない。すなわ
ち本実施例においては段差形状を3段階のマスクを使用
することによって行ったが、2段階あるいは4段階にて
行っても良い。またベース面に外部リードを取付けた
後、段差状のガラス層を形成することも可能である。
It goes without saying that the present invention can be variously modified without departing from the technique. That is, in this embodiment, the step shape is formed by using a mask of three steps, but it may be formed in two steps or four steps. It is also possible to form a stepped glass layer after attaching the external leads to the base surface.

【図面の簡単な説明】[Brief description of drawings]

【図1】本願発明の実施例であるガラス封止タイプの半
導体装置を製造するためのキャップを示した正面図と断
面図。
FIG. 1 is a front view and a cross-sectional view showing a cap for manufacturing a glass-sealed type semiconductor device that is an embodiment of the present invention.

【図2】図1に示したキャップを使用しベースに取り付
ける工程を示した側面断面図。
FIG. 2 is a side sectional view showing a step of attaching to the base using the cap shown in FIG.

【符号の説明】[Explanation of symbols]

1..キャップ、2..取付面(キャップ側)、2a,
2b,2c..ガラス層、3..ベース、4..取付面
(ベース側)、5..ベースガラス層、6..半導体素
子、7..Au−Si層、8..リード
1. . Cap, 2. . Mounting surface (cap side), 2a,
2b, 2c. . Glass layer, 3. . Base, 4. . Mounting surface (base side), 5. . Base glass layer, 6. . Semiconductor element, 7. . Au-Si layer, 8. . Reed

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】矩形に形成され半導体素子を取り付ける凹
部を有しその周囲に形成された取付面にガラス層を有す
るベースと、前記凹部に半導体素子を取り付けた後、前
記凹部を密閉しかつ前記ベースの取付面において接続さ
れるキャップを用いて製造する半導体装置の製造方法に
おいて、前記ベースおよびキャップの取付けは前記キャ
ップあるいはベースの取付面において中央部を高く形成
したガラス層にて、取付け面の中央の高い部分からガラ
スを溶融させ接着し半導体素子を封止することを特徴と
する半導体装置の製造方法。
1. A base having a recess formed in a rectangular shape for mounting a semiconductor element and having a glass layer on a mounting surface formed around the recess, and after mounting the semiconductor element in the recess, the recess is hermetically sealed and said In the method of manufacturing a semiconductor device, which is manufactured by using a cap connected on a mounting surface of a base, the base and the cap are mounted by using the cap or a glass layer having a high central portion formed on the mounting surface of the base. A method for manufacturing a semiconductor device, characterized in that glass is melted and adhered from a high portion in the center to seal a semiconductor element.
JP14034193A 1993-06-11 1993-06-11 Manufacture of semiconductor device Pending JPH06349962A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14034193A JPH06349962A (en) 1993-06-11 1993-06-11 Manufacture of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14034193A JPH06349962A (en) 1993-06-11 1993-06-11 Manufacture of semiconductor device

Publications (1)

Publication Number Publication Date
JPH06349962A true JPH06349962A (en) 1994-12-22

Family

ID=15266582

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14034193A Pending JPH06349962A (en) 1993-06-11 1993-06-11 Manufacture of semiconductor device

Country Status (1)

Country Link
JP (1) JPH06349962A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6280559B1 (en) 1998-06-24 2001-08-28 Sharp Kabushiki Kaisha Method of manufacturing color electroluminescent display apparatus and method of bonding light-transmitting substrates

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6280559B1 (en) 1998-06-24 2001-08-28 Sharp Kabushiki Kaisha Method of manufacturing color electroluminescent display apparatus and method of bonding light-transmitting substrates
US6551440B2 (en) 1998-06-24 2003-04-22 Sharp Kabushiki Kaisha Method of manufacturing color electroluminescent display apparatus and method of bonding light-transmitting substrates

Similar Documents

Publication Publication Date Title
JPS6031102B2 (en) Integrated circuit package and its manufacturing method
JPH06349962A (en) Manufacture of semiconductor device
JPH06295971A (en) Semiconductor device and its lead frame
JPH03105950A (en) Package of semiconductor integrated circuit
JPH0864715A (en) Semiconductor device and its manufacture
JPH0283961A (en) Manufacture of semiconductor device, semiconductor device obtained by the method and semiconductor wafer used in the method
JPS60119757A (en) Manufacture of semiconductor device
JPH05211250A (en) Resin-sealed type semiconductor device
JPS5998540A (en) Semiconductor device
JPH088384A (en) Semiconductor device and manufacture thereof
JPH04171966A (en) Manufacture of semiconductor device
US5237206A (en) Low-melting point glass sealed semiconductor device and method of manufacturing the same
JP2543661Y2 (en) Microwave transistor
JPS63133554A (en) Semiconductor device
JPH01238129A (en) Resin seal type semiconductor device
JPH05129469A (en) Resin-sealed semiconductor device
JPS6151852A (en) Printed circuit board and manufacture thereof
JPH03283648A (en) Resin-sealed type semiconductor device
JPH02205351A (en) Resin seal type semiconductor device
JPH02114552A (en) Semiconductor device
JPH0258354A (en) Semiconductor device
JPH0498861A (en) Resin sealed type semiconductor device
JPS6223142A (en) Lead frame
JPS6197842A (en) Semiconductor device
JPH0382067A (en) Resin sealed type semiconductor device