JPH0630507B2 - Pulse transmission circuit - Google Patents

Pulse transmission circuit

Info

Publication number
JPH0630507B2
JPH0630507B2 JP62319077A JP31907787A JPH0630507B2 JP H0630507 B2 JPH0630507 B2 JP H0630507B2 JP 62319077 A JP62319077 A JP 62319077A JP 31907787 A JP31907787 A JP 31907787A JP H0630507 B2 JPH0630507 B2 JP H0630507B2
Authority
JP
Japan
Prior art keywords
transmission line
resistors
balanced
circuit
pulse signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP62319077A
Other languages
Japanese (ja)
Other versions
JPH01161943A (en
Inventor
昇 庄子
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP62319077A priority Critical patent/JPH0630507B2/en
Publication of JPH01161943A publication Critical patent/JPH01161943A/en
Publication of JPH0630507B2 publication Critical patent/JPH0630507B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Small-Scale Networks (AREA)
  • Dc Digital Transmission (AREA)

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明はパルス伝送回路に係わり、特に一対の出力端に
それぞれ抵抗とコンデンサの並列回路を有する複数の差
動型駆動回路から複数の差動型受信回路に対し、平衡型
伝送線路を通してパルス信号の伝送を行うようにしたパ
ルス伝送回路に関する。
Description: BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a pulse transmission circuit, and more particularly to a plurality of differential drive circuits each having a parallel circuit of a resistor and a capacitor at a pair of output terminals. Type transmission circuit is adapted to transmit a pulse signal through a balanced type transmission line.

〔従来の技術〕[Conventional technology]

従来、この種のパルス伝送回路は、平衡型伝送線路と、
平衡型伝送線路のインピーダンスに整合し、この平衡型
伝送線路の両端にそれぞれ接続される終端抵抗と、平衡
型伝送線路に分岐して接続される複数の差動型駆動回路
と、平衡型伝送線路に分岐して接続される複数の差動型
受信回路とから構成されていた。
Conventionally, this type of pulse transmission circuit has a balanced transmission line,
Termination resistors that match the impedance of the balanced transmission line and are connected to both ends of this balanced transmission line, a plurality of differential drive circuits that are branched and connected to the balanced transmission line, and the balanced transmission line It is composed of a plurality of differential type receiving circuits which are branched and connected to each other.

このパルス伝送回路でどれか1つの差動型駆動回路から
駆動されたパルス信号は、平衡型伝送線路上を二方向に
分れて伝搬して行き、各差動型受信回路に入力するよう
になっていた。平衡型伝送線路の端まで到達したパルス
信号は、終端抵抗に流入する。この終端抵抗は平衡型伝
送線路のインピーダンスに整合させてあるから、パルス
信号の反射は起こらなかった。
The pulse signal driven by any one of the differential type drive circuits in this pulse transmission circuit is divided into two directions on the balanced type transmission line, propagates, and is input to each differential type receiving circuit. Was becoming. The pulse signal reaching the end of the balanced transmission line flows into the terminating resistor. Since this terminating resistor was matched to the impedance of the balanced transmission line, the reflection of the pulse signal did not occur.

〔発明が解決しようとする問題点〕[Problems to be solved by the invention]

パルス信号を伝送することが可能な伝送線路の長さは、
主に平衡型伝送線路の伝送損失によって制限される。そ
して平衡型伝送線路の周波数対伝送損失特性はほぼ周波
数の1/2乗に比例して増加する。従って上述した従来
のパルス伝送回路でパルス信号を駆動して送信した場
合、受信側のパルス波形はその立ち上がりや立ち下がり
が共に指数関数的波形となり、ゆるやかな形となった。
The length of the transmission line that can transmit a pulse signal is
It is mainly limited by the transmission loss of balanced transmission lines. The frequency-to-transmission loss characteristic of the balanced transmission line increases almost in proportion to the 1/2 power of the frequency. Therefore, when a pulse signal is driven by the above-described conventional pulse transmission circuit and transmitted, the pulse waveform on the receiving side has a gentle shape with both rising and falling edges being an exponential waveform.

第3図(a)は、パルス信号を駆動する差動型駆動回路
の出力電圧波形を示し、第3図(b)は平衡型伝送線路
を伝搬し、高周波伝送損失を受けた後の、差動型受信回
路における入力電圧波形を示したものである。
FIG. 3 (a) shows an output voltage waveform of a differential type driving circuit for driving a pulse signal, and FIG. 3 (b) shows a difference after propagating through a balanced type transmission line and receiving high frequency transmission loss. 6 is a diagram showing an input voltage waveform in a dynamic receiver circuit.

伝送線路が長い場合には、この入力電圧波形は波高値が
一定値に落ちつく前に、パルス信号波形の立下がり点が
来て、第3図(b)に示すように波形が三角波形に近く
なり、パルス幅の歪が大きくなるという欠点があった。
When the transmission line is long, this input voltage waveform has a falling point of the pulse signal waveform before the crest value falls to a constant value, and the waveform is close to a triangular waveform as shown in FIG. 3 (b). However, there is a drawback that the distortion of the pulse width becomes large.

そこで本発明の目的は、差動型駆動回路が平衡型伝送線
路にパルス信号を送り出す前に、パルス信号の立ち上が
りと立下がりの部分に含まれる高周波成分が余計に出力
するように前置等比を施し、このパルス信号が不平衡型
伝送線路を伝搬して行く間に、その高周波成分が余計な
伝送損失を受けても、差動型受信回路に到達した時には
差動型駆動回路側の前置等比と相殺してパルス信号波形
の歪を補正し、パルス幅の歪を無くすることにある。
Therefore, an object of the present invention is to pre-equalize the high frequency components included in the rising and falling portions of the pulse signal before the differential driving circuit sends out the pulse signal to the balanced transmission line. When this pulse signal propagates through the unbalanced type transmission line, even if its high frequency component receives extra transmission loss, when it reaches the differential type receiving circuit, it is in front of the differential type driving circuit side. This is to cancel the distortion of the pulse signal waveform by canceling out the distortion and to eliminate the distortion of the pulse width.

〔問題点を解決するための手段〕[Means for solving problems]

本発明では、2つの伝送線路から成り、パルス信号を伝
送する平衡型伝送線路と、この平衡型伝送線路の両端に
それぞれ接続される2つの終端抵抗と、2つの伝送線路
のそれぞれに、2個1組の抵抗の各一端が接続される複
数組の抵抗と、この2個1組の複数組の抵抗のそれぞれ
に並列に接続される2個1組の複数組のコンデンサと、
複数組の2個1組の抵抗の他端に、各組ごとにそれぞれ
接続され、それぞれの組の抵抗はコンデンサの2つの並
列回路を介し、パルス信号を駆動して平衡型伝送線路に
送り出す複数の差動型駆動回路と、平衡型伝送線路に分
岐して接続され、複数の差動型駆動回路から平衡型伝送
線路に送り出されるパルス信号を受信する複数の差動型
受信回路とを具備することを特徴とする。
According to the present invention, a balanced transmission line that is composed of two transmission lines and transmits a pulse signal, two termination resistors that are connected to both ends of the balanced transmission line, and two transmission lines are provided for each of the two transmission lines. A plurality of sets of resistors to which one end of each set of resistors is connected, and a plurality of sets of two sets of capacitors connected in parallel to each of the plurality of sets of two sets of resistors,
A plurality of resistors, each of which is connected to the other end of a plurality of pairs of resistors, is connected to each of the pairs, and the resistors of each pair drive a pulse signal through two parallel circuits of capacitors and send it to a balanced transmission line. Differential driving circuit and a plurality of differential type receiving circuits that are branched and connected to the balanced type transmission line and that receive pulse signals sent from the plurality of differential type driving circuits to the balanced type transmission line. It is characterized by

従って本発明によれば、平衡型伝送線路を伝搬して受信
回路に入力するパルス信号の波形歪は補正され、パルス
幅の歪をなくすることができるようになる。
Therefore, according to the present invention, the waveform distortion of the pulse signal propagating through the balanced transmission line and input to the receiving circuit is corrected, and the distortion of the pulse width can be eliminated.

〔実施例〕 以下実施例につき本発明を詳細に説明する。[Examples] The present invention will be described in detail below with reference to Examples.

第1図は本発明によるパルス伝送回路の一実施例を表し
たものである。
FIG. 1 shows an embodiment of a pulse transmission circuit according to the present invention.

このパルス伝送回路で伝送線路1、2は平衡型伝送線路
120を構成している。終端抵抗3、4は共に平衡型伝
送線路120をインピーダンスに整合し、この平衡型伝
送線路120の両端にそれぞれ接続されている。差動型
受信回路5、6はそれぞれ平衡型伝送線路120に分岐
して接続されている。2個1組の抵抗11、12の各一
端はそれぞれ伝送線路1と2に接続されている。また2
個1組の抵抗13、14の各一端はそれぞれ伝送線路1
と2に接続されている。
In this pulse transmission circuit, the transmission lines 1 and 2 form a balanced type transmission line 120. The terminating resistors 3 and 4 match the impedance of the balanced transmission line 120, and are connected to both ends of the balanced transmission line 120. The differential type receiving circuits 5 and 6 are branched and connected to the balanced type transmission line 120, respectively. One end of each pair of resistors 11 and 12 is connected to the transmission lines 1 and 2, respectively. Again 2
One end of each of the resistors 13 and 14 is a transmission line 1
And connected to 2.

2個1組のコンデンサ15、16はそれぞれ抵抗11、
12に並列に接続されて、2個1組の抵抗とコンデンサ
の並列接続回路19を構成し、2個1組のコンデンサ1
7、18はそれぞれ抵抗13、14に並列に接続され
て、2個1組の抵抗とコンデンサの並列接続回路20を
構成している。差動型駆動回路7、8はそれぞれ2個1
組の抵抗11、12の他端および2個1組の抵抗13、
14の他端に接続され、それぞれパルス信号を駆動し
て、2個1組の抵抗とコンデンサの並列接続回路19お
よび20を介して、平衡型伝送線路120にパルス信号
を送出するようになっている。
A set of two capacitors 15 and 16 has a resistor 11 and
12 are connected in parallel to each other to form a parallel connection circuit 19 of a set of two resistors and a capacitor, and a set of two sets of capacitors 1
Reference numerals 7 and 18 are connected in parallel to the resistors 13 and 14, respectively, to form a parallel connection circuit 20 of a pair of resistors and capacitors. Two differential type drive circuits 7 and 8 1
The other end of the pair of resistors 11 and 12 and a pair of resistors 13
It is connected to the other end of 14 and drives a pulse signal, respectively, and sends out a pulse signal to the balanced type transmission line 120 via the parallel connection circuits 19 and 20 of a set of two resistors and capacitors. There is.

以上のような構成のパルス伝送回路で差動型駆動回路7
によりパルス信号の駆動を行なうものとする。第2図
(a)は差動型駆動回路7から駆動されるパルス信号の
波形を示す。このパルス信号の立ち上がり時および立ち
下がり時には、コンデンサ15および16の作用により
パルス信号は減衰を受けること無く通過し、平衡型伝送
線路120に送り出される。このとき平衡型伝送線路1
20に送り出されたパルス信号の波形は第2図(b)の
ようになる。
With the pulse transmission circuit having the above-described configuration, the differential drive circuit 7
The pulse signal is driven by. FIG. 2A shows the waveform of the pulse signal driven by the differential drive circuit 7. At the rising and falling edges of the pulse signal, the pulse signals pass without being attenuated by the action of the capacitors 15 and 16 and are sent to the balanced transmission line 120. Balanced transmission line 1
The waveform of the pulse signal sent to 20 is as shown in FIG.

平衡型伝送線路120に送り出されたパルス信号は、こ
れを二方向に伝搬して行き、終端抵抗3および4に到達
する。このパルス信号は平衡型伝送線路120を伝搬す
るとき、高周波成分に伝送損失を受けて、立ち上がりお
よび立ち下がり共に波形がゆるやかになるが、コンデン
サ15および16の作用によりパルス信号の高周波成分
を余計に送り出しているため、終端抵抗3、4ならびに
差動型受信回路5、6に到来するパルス信号の波形は充
分補正される。このように補正されたパルス信号の波形
の例を第2図(c)に示す。この波形は第3図(b)に
示す波形のように緩慢に変化する波形ではなく、波形歪
は充分除去されていることがわかる。
The pulse signal sent to the balanced transmission line 120 propagates in two directions and reaches the terminating resistors 3 and 4. When this pulse signal propagates through the balanced transmission line 120, the high-frequency component is subject to transmission loss, and the waveform becomes gentle at both the rising and falling edges. However, the action of the capacitors 15 and 16 causes the high-frequency component of the pulse signal to be extra. Since it has been sent, the waveforms of the pulse signals that arrive at the terminating resistors 3 and 4 and the differential type receiving circuits 5 and 6 are sufficiently corrected. An example of the waveform of the pulse signal thus corrected is shown in FIG. 2 (c). It can be seen that this waveform is not a slowly changing waveform like the waveform shown in FIG. 3 (b), and the waveform distortion is sufficiently removed.

このように本実施例のパルス伝送回路は、平衡型伝送線
路120の高周波伝送損失を差動型駆動回路7、8側で
補正するものであり、2個1組の、抵抗とコンデンサの
並列接続回路19ならびに20は、それぞれ前置等化を
行うためのものとなっている。すなわち本実施例のパル
ス伝送回路では、パルス信号が平衡型伝送線路120に
よって受ける波形歪を、抵抗とコンデンサより成る簡単
な回路を使って補正することができる。
As described above, in the pulse transmission circuit of the present embodiment, the high frequency transmission loss of the balanced transmission line 120 is corrected on the side of the differential drive circuits 7 and 8, and a set of two resistors and capacitors are connected in parallel. The circuits 19 and 20 are each for performing pre-equalization. That is, in the pulse transmission circuit of the present embodiment, the waveform distortion that the pulse signal receives by the balanced transmission line 120 can be corrected by using a simple circuit including a resistor and a capacitor.

〔発明の効果〕〔The invention's effect〕

以上説明したように、本発明は差動型駆動回路の一対の
出力端のそれぞれと、平衡型伝送線路を構成する2つの
伝送線路のそれぞれとの間に、抵抗とコンデンサの並列
回路を1個づつ接続することにより、平衡型伝送線路の
高周波伝送損失を補正して、パルス信号の波形歪をなく
し、パルス幅歪をなくするという効果がある。
As described above, according to the present invention, one parallel circuit of a resistor and a capacitor is provided between each of the pair of output terminals of the differential drive circuit and each of the two transmission lines forming the balanced transmission line. By connecting them one by one, it is possible to correct the high frequency transmission loss of the balanced type transmission line to eliminate the waveform distortion of the pulse signal and the pulse width distortion.

【図面の簡単な説明】[Brief description of drawings]

第1図および第2図は本発明の一実施例を説明するため
のもので、このうち第1図はパルス伝送回路のブロック
回路図、第2図はパルス伝送回路の動作を説明するため
の各種波形図、第3図は従来のパルス伝送回路の動作を
説明するための各種波形図である。 1、2……伝送線路、 3、4……終端抵抗、 5、6……差動型受信回路、 7、8……差動型駆動回路、 11、12、13、14……抵抗、 15、16、17、18……コンデンサ、 19、20……2個1組の抵抗とコンデンサの並列接続
回路、 120……平衡型伝送線路。
1 and 2 are for explaining one embodiment of the present invention, in which FIG. 1 is a block circuit diagram of a pulse transmission circuit, and FIG. 2 is a diagram for explaining the operation of the pulse transmission circuit. Various waveform diagrams, FIG. 3 are various waveform diagrams for explaining the operation of the conventional pulse transmission circuit. 1, 2 ... Transmission line, 3, 4 ... Terminating resistor, 5, 6 ... Differential type receiving circuit, 7, 8 ... Differential type driving circuit, 11, 12, 13, 14 ... Resistor, 15 , 16, 17, 18 ... Capacitors, 19, 20 ... Parallel connection circuit of a set of two resistors and capacitors, 120 ... Balanced transmission line.

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】2つの伝送線路から成り、パルス信号を伝
送する平衡型伝送線路と、 前記平衡型伝送線路の両端にそれぞれ接続される2つの
終端抵抗と、 前記2つの伝送線路のそれぞれに、2個1組の抵抗の各
一端が接続される複数組の抵抗と、 前記2個1組の複数組の抵抗のそれぞれに並列に接続さ
れる2個1組の複数組のコンデンサと、 前記複数組の2個1組の抵抗の他端に各組ごとにそれぞ
れ接続され、それぞれの組の抵抗およびコンデンサの2
つの並列回路を介し、前記パルス信号を駆動して前記平
衡型伝送線路に送り出す複数の差動型駆動回路と、 前記平衡型伝送線路に分岐して接続され、前記複数の差
動型駆動回路のそれぞれから前記平衡型伝送線路に送り
出される前記パルス信号を受信する複数の差動型受信回
路とを具備することを特徴とするパルス伝送回路。
1. A balanced type transmission line which is composed of two transmission lines and which transmits a pulse signal, two terminating resistors which are respectively connected to both ends of the balanced type transmission line, and each of the two transmission lines, A plurality of sets of resistors each of which is connected to one end of a set of two resistors; and a plurality of sets of two sets of capacitors connected in parallel to each of the plurality of sets of two sets of resistors; The other end of each pair of resistors is connected to the other end of each pair, and each pair of resistors and capacitors
A plurality of differential type drive circuits for driving the pulse signal to be sent out to the balanced type transmission line through one parallel circuit; and a plurality of differential type drive circuits which are branched and connected to the balanced type transmission line. A pulse transmission circuit comprising: a plurality of differential type reception circuits which receive the pulse signals sent to the balanced type transmission line from each.
JP62319077A 1987-12-18 1987-12-18 Pulse transmission circuit Expired - Lifetime JPH0630507B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62319077A JPH0630507B2 (en) 1987-12-18 1987-12-18 Pulse transmission circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62319077A JPH0630507B2 (en) 1987-12-18 1987-12-18 Pulse transmission circuit

Publications (2)

Publication Number Publication Date
JPH01161943A JPH01161943A (en) 1989-06-26
JPH0630507B2 true JPH0630507B2 (en) 1994-04-20

Family

ID=18106243

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62319077A Expired - Lifetime JPH0630507B2 (en) 1987-12-18 1987-12-18 Pulse transmission circuit

Country Status (1)

Country Link
JP (1) JPH0630507B2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4142992B2 (en) 2003-05-15 2008-09-03 株式会社フジクラ Transmission line structure for GHz band transmission and connector used for GHz band transmission
JP4327504B2 (en) * 2003-05-29 2009-09-09 Necエレクトロニクス株式会社 Transmitter circuit, transmission circuit, and drive device
JP5540479B2 (en) * 2008-08-26 2014-07-02 株式会社リコー Driver circuit

Also Published As

Publication number Publication date
JPH01161943A (en) 1989-06-26

Similar Documents

Publication Publication Date Title
JP3828652B2 (en) Differential signal transmission circuit
JP2002204272A (en) Device and system for transmitting signal
JPH10190747A (en) Signal transmission system and transmission line driving circuit
JP2845480B2 (en) Signal distribution method
JPH0630507B2 (en) Pulse transmission circuit
US3983323A (en) Full-duplex digital transmission line system
JPH01161944A (en) Pulse transmission circuit
JPH02111126A (en) Transmission circuit
US1900045A (en) Two-way negative resistance repeater
US10148464B1 (en) Systems and methods for equalizing a laser drive signal
JPS6361816B2 (en)
US6366972B1 (en) Multi-user communication bus with a resistive star configuration termination
JP2001134355A (en) Signal transmission system
JPS60105331A (en) Signal coupling circuit
JP6664544B2 (en) Optical receiver, optical termination device, and optical communication system
JPH08288891A (en) Transmission/reception line network for high-speed signal
JPS58219826A (en) Bilateral transmitting/receiving circuit
JPS56152357A (en) Offset potential applying method
CN116781107A (en) Impedance conversion device for adapting vehicle-mounted gigabit Ethernet chip to coaxial cable transmission
JPH07297686A (en) Clock multiplying circuit
JP3145503B2 (en) Waveform distortion correction circuit
JPS5860834A (en) Coaxial cable transmitting and compensating circuit
JP4076041B2 (en) Transmission cable drive circuit
SU1626424A1 (en) Duplex signal transmission system
JPS599473Y2 (en) Balanced DC bus circuit