JPH0588702A - Target value ff/fb controller - Google Patents

Target value ff/fb controller

Info

Publication number
JPH0588702A
JPH0588702A JP24875691A JP24875691A JPH0588702A JP H0588702 A JPH0588702 A JP H0588702A JP 24875691 A JP24875691 A JP 24875691A JP 24875691 A JP24875691 A JP 24875691A JP H0588702 A JPH0588702 A JP H0588702A
Authority
JP
Japan
Prior art keywords
target value
control
signal
type
value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP24875691A
Other languages
Japanese (ja)
Inventor
Kazuo Hiroi
和男 広井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP24875691A priority Critical patent/JPH0588702A/en
Publication of JPH0588702A publication Critical patent/JPH0588702A/en
Pending legal-status Critical Current

Links

Landscapes

  • Feedback Control In General (AREA)

Abstract

PURPOSE:To facilitate an approach to the higher development of the controller by improving the controllability against the change of the target value, preventing a reset wind-up state, and attaining a balance less/bumpless state against the gain correction and the automatic/manual. switching actions. CONSTITUTION:A target value FF/FB controller corrects the output of a target value FF control part 20 with the use of the output of an FB control part 30 which performs a PID control operation. The part 30 includes a velocity type PD control operation means 31 which applies the PD control operation to a controlled variable and a velocity I control operation means 33 which applies an I control operation to the deviation between the controlled variable and the target value. Then the output of the part 20 is coupled to the PID control operation output with a velocity type signal. In such a constitution, a signal switch means 34 is provided to the output side of the means 33 and also an i.ntegration stop deciding means 43 stops and controls the integrating operation while seeing the position type FF/FB control signal, the unadded signals, and the integrating direction.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、ボイラ負荷配分制御シ
ステムのボイラ蒸気流量制御装置や多種燃料燃焼システ
ムの全熱量制御装置などに利用される目標値FF制御と
FB制御とを組合わせた目標値FF/FB制御装置に関
する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention is a combined target of target value FF control and FB control used in a boiler steam flow rate control device for a boiler load distribution control system, a total heat amount control device for a multi-fuel combustion system, and the like. Value FF / FB controller.

【0002】[0002]

【従来の技術】この種の制御装置は、主として目標値と
操作量とが共に同一または異種の工業単位で表されるカ
スケード制御系の1次制御ループに適用されることが多
く、子の場合には目標値を直接FF制御し、FB制御は
FF制御量を制限された範囲内で修正制御する構成とな
っている。
2. Description of the Related Art This type of control device is often applied to a primary control loop of a cascade control system in which both target values and manipulated variables are represented by the same or different industrial units. The target value is directly FF controlled, and the FB control is configured to correct and control the FF control amount within a limited range.

【0003】このような技術の代表的な適用例として
は、例えばボイラ負荷配分システムにおけるボイラ蒸気
流量制御装置や多種燃料燃焼システムの全熱量制御装置
などが上げられる。
Typical applications of such a technique include, for example, a boiler steam flow controller in a boiler load distribution system and a total heat quantity controller for a multi-fuel combustion system.

【0004】ところで、従来のボイラ負荷配分システム
は、図4に示す如く熱供給配管1に対して複数のボイラ
1 ,22 ,…が並列に接続され、これらボイラ21
2,…出力側の蒸気流量検出器31 ,32 ,…で検出
された蒸気流量PV1 ,PV2 ,…が加算手段4に導入
され、ここで得られたトータル蒸気流量と蒸気圧力調節
装置5の圧力調節出力信号とを加算手段6で加算する。
そして、この加算信号にそれぞれ負荷配分比率α1 ,α
2 ,…を乗じた各配分信号を目標値SV1 ,SV2 ,…
として各目標値FF/FB制御装置71 ,72 ,…に導
入する。
Meanwhile, the conventional boiler load distribution system includes a plurality of boiler 2 1, 2 2 for the heat supply pipe 1 as shown in FIG. 4, ... are connected in parallel, these boilers 2 1,
2 2 , ... The steam flow rates PV 1 , PV 2 , ... Detected by the output-side steam flow rate detectors 3, 1 , 3 2 , ... Are introduced into the adding means 4, and the total steam flow rate and steam pressure obtained here are obtained. The pressure adjusting output signal of the adjusting device 5 is added by the adding means 6.
Then, the load distribution ratios α 1 and α are added to the added signal, respectively.
2, the target value of each allocation signal multiplied by ... SV 1, SV 2, ...
Is introduced into each target value FF / FB control device 7 1 , 7 2 , ....

【0005】その1つの例えば制御装置7(=71
は、図5に示すように目標値SVn (SV1 )に係数手
段11でFF制御ゲインK(Kは通常1近傍とする)を
乗算して基本操作量K・SVn とし、かつ、目標値SV
n と蒸気流量PVn (=PV1)とを一般のPIDコン
トローラ12に導き、ここで偏差演算手段13にて信号
SVn とPVn との偏差en を求める。さらに、下段の
速度形PID調節演算手段14では前記偏差en に基づ
いて下記する演算、つまり △MVn =Kc {(en −en-1 )+(△t/TI )・en +(TD /△t)・(en −2en-1 +en-2 )}…(1) なる速度形演算を行って今回変化分の速度形PID調節
信号△MVn を求めた後、速度形−位置形信号変換手段
15に導入し、ここで MVn =MVn-1 +△MVn ……(2) の演算式により位置形PID調節信号MVn を求めてい
る。
One of them, for example, the control device 7 (= 71)
Is the target value SV as shown in FIG.n(SV1) To coefficient hand
At the stage 11, the FF control gain K (K is usually close to 1) is set.
Multiply by basic operation amount K · SVnAnd the target value SV
nAnd steam flow PVn(= PV1) And a general PID controller
It is led to the trawler 12, where the deviation calculation means 13 gives a signal.
SVnAnd PVnDeviation e withnAsk for. In addition,
In the speed type PID adjustment calculation means 14, the deviation enBased on
And the following calculation, that is, △ MVn= Kc{(En-En-1) + (△ t / TI) ・ En  + (TD/ △ t) ・ (en-2en-1+ En-2)}… (1) The speed type calculation is performed to adjust the speed type PID for the current change.
Signal △ MVnThen, the velocity type-position type signal converting means is obtained.
Introduced in 15, here MVn= MVn-1+ △ MVn ...... The position type PID control signal MV is calculated by the equation (2).nSeeking
It

【0006】なお、上式においてKc :比例ゲイン、T
I :積分時間、TD :微分時間、△t:制御周期、
n :偏差信号の現在値、en-1 :偏差信号の前回値、
n-2 :偏差信号の前前回値、MVn :操作信号の現在
値、MVn-1:操作信号の前回値、△MVn :操作信号
の今回変化分である。
In the above equation, K c : proportional gain, T
I : integration time, T D : derivative time, Δt: control cycle,
e n: current value of the deviation signal, e n-1: previous value of the difference signal,
e n-2 : previous value of deviation signal, MV n : current value of operation signal, MV n-1 : previous value of operation signal, ΔMV n : current change amount of operation signal.

【0007】しかし、以上のようにして得られた位置形
PID調節信号MVn は通常0〜100%であるので、
減算手段16にて50%で減じて信号範囲を、−50〜
0〜+50%の信号とした後、上下限制限手段17で所
定の上限制限値+δ、下限制限値−δで制限した後、後
続の加算手段18に導き、ここでFF制御系の基本操作
量K・SVn をFB制御系の出力で修正して負荷配分指
令信号とし、この負荷配分指令信号を対応するボイラ2
1 に供給する構成である。
However, since the position type PID control signal MV n obtained as described above is usually 0 to 100%,
The signal range is reduced by 50% by the subtracting means 16 to be -50 to
After a signal of 0 to + 50%, the upper and lower limit limiter 17 limits the signal with a predetermined upper limit limit value + δ and a lower limit limit value -δ, and then guides it to a subsequent adding unit 18, where the basic operation amount of the FF control system is set. K · SV n is corrected by the output of the FB control system to form a load distribution command signal, and this load distribution command signal is used by the corresponding boiler 2
It is configured to supply to 1 .

【0008】[0008]

【発明が解決しようとする課題】しかしながら、以上の
ような目標値FF/FB制御装置では次のような問題点
が指摘されている。
However, the following problems have been pointed out in the above-mentioned target value FF / FB control device.

【0009】(1) 目標値SVn を変化させた時、そ
の変化した目標値SVn が即座に操作量MVに現れる一
方、この操作量MVに目標値変化によるPID成分も重
畳するので、PID制御成分だけでも目標値追従特性が
振動的になるのに、さらにFF制御ゲインおよびPD,
つまり比例ゲインおよび微分ゲインも加わって高ゲイン
となり、制御性を悪化させる問題がある。
(1) When the target value SV n is changed, the changed target value SV n immediately appears in the manipulated variable MV, while the PID component due to the target value change is also superposed on this manipulated variable MV. Although the target value tracking characteristic becomes oscillatory only with the control component, the FF control gain and PD,
That is, the proportional gain and the differential gain are also added to increase the gain, which causes a problem of deteriorating controllability.

【0010】(2) また、位置形PID調節信号MV
n が上下限制限手段17に引っかかり、かつ、偏差en
が残った状態のとき、PID調節演算手段14の積分動
作が継続し続けるので、ある時点で偏差en が逆方向に
動いたとき、上下限制限手段17の例えば上限値に相当
する操作信号を出し続け、当該操作信号が元に戻るのに
時間がかかる,いわゆるリセットワインドアップの問題
が生じ、この点でも制御性が著しく悪化する。 (3) また、目標値FF制御とFB制御とが位置形信
号で結合されているので、ゲイン修正などの処理が難し
く、高度化にアプローチしにくい。
(2) Also, the position type PID adjustment signal MV
n is caught by the upper and lower limit limiting means 17, and the deviation e n
When the deviation e n moves in the opposite direction at a certain point in time, the operation signal corresponding to, for example, the upper limit value of the upper / lower limit limiting means 17 is supplied when the deviation e n moves in the opposite direction. There is a problem of so-called reset windup, in which it takes a long time for the operation signal to continue to be returned to its original state and the so-called reset windup occurs. (3) Further, since the target value FF control and the FB control are combined by the position-type signal, it is difficult to perform processing such as gain correction and it is difficult to approach the sophistication.

【0011】(4) さらに、前述と同様に目標値FF
制御とFB制御とが位置形信号で結合されているので、
自動−手動切換え時にスムーズに切換え移行する,いわ
ゆるバランスレス・バンプレス化の処理が複雑である。
(4) Further, similarly to the above, the target value FF
Since the control and the FB control are combined by the position type signal,
The so-called balanceless bumpless process, which smoothly switches between automatic and manual switching, is complicated.

【0012】本発明は上記実情に鑑みてなされたもの
で、目標値が変化したとき確実にゲインを低下させて良
好な制御性を確保し、またリセットワインドアップの防
止および自動−手動切換え時のバランスレス・バンプレ
ス化を容易に実現する目標値FF/FB制御装置を提供
することを目的とする。、また、本発明の他の目的は、
制御対象ゲインの変化に対し、容易にループゲインを修
正しうる目標値FF/FB制御装置を提供することにあ
る。
The present invention has been made in view of the above circumstances, and when the target value changes, the gain is surely reduced to ensure good controllability, and also to prevent reset windup and to perform automatic-manual switching. It is an object of the present invention to provide a target value FF / FB control device that easily realizes balanceless bumplessness. Another object of the present invention is
It is an object of the present invention to provide a target value FF / FB control device capable of easily correcting the loop gain with respect to the change of the controlled object gain.

【0013】[0013]

【課題を解決するための手段】請求項1に対応する発明
は上記課題を解決するために、目標値の変化に対して速
応するための目標値FF制御部と、前記目標値と制御対
象からの制御量とを受けて調節演算を行って得られた信
号を用いて目標値FF制御部のFF制御信号を修正制御
するFB制御部とを組合せた目標値FF/FB制御装置
において、
In order to solve the above-mentioned problems, the invention corresponding to claim 1 has a target value FF control unit for responding quickly to a change in the target value, the target value and a controlled object. In the target value FF / FB control device in combination with the FB control unit that corrects and controls the FF control signal of the target value FF control unit using the signal obtained by performing the adjustment calculation by receiving the control amount from

【0014】前記FB制御部として、前記制御量(PV
n )をPD調節演算を行う速度形PD調節演算手段と、
前記目標値(SVn )と制御量(PVn )との偏差をI
調節演算を行う速度形I調節演算手段とに分離するとと
もに、目標値FF制御部によって変換された速度形FF
制御信号△FFn と速度形PD調節演算手段の出力信号
△(P+D)n と前記速度形I調節演算手段の出力信号
△In とを加算合成する構成とし、
As the FB control unit, the control amount (PV
n ) is a speed type PD adjustment calculation means for performing PD adjustment calculation,
The deviation between the target value (SV n ) and the controlled variable (PV n ) is I
Speed type FF which is separated into a speed type I adjustment calculation means for performing adjustment calculation and converted by a target value FF control unit
The output signal △ I n of the output signal △ (P + D) n and the velocity-type I regulating calculating means of the control signal △ FF n and the speed-type PD regulating calculation means is configured to be additive synthesis,

【0015】さらに、この加算合成した速度形FF/F
B制御信号を位置形信号変換した位置形FF/FB制御
信号MVn を、目標値FF制御部の静的補償分FF
n (=K・SVn )に所定の値±δを加えた上下限制限
値(K・SVn ±δ)で制限する上下限制限手段と、前
記位置形FF/FB制御信号の前回値MVn-1 および前
記加算合成前の各信号の加算信号と前記上下限制限値
(K・SVn ±δ)とが所定の条件のとき、例えば {MVn-1 +△(P+D)n +△In +△FFn }<下
限制限値(K・SVn−δ)、かつ、△In<0のとき、
上限制限値(K・SVn +δ)<{MVn-1+△(P+
D)n +△In +△FFn }、かつ、△In >0のとき
のみ、或いは、{MVn-1 +△(P+D)n +△F
n }<下限制限値(K・SVn−δ)、かつ、△In
<0のとき、上限制限値(K・SVn +δ)<{MV
n-1 +△(P+D)n +△FFn }、かつ、△In >0
のとき、前記速度形I調節演算手段の積分動作を停止制
御する第1積分停止判別手段とを設けた構成である。
Further, the velocity type FF / F obtained by this addition and synthesis.
The position-type FF / FB control signal MV n obtained by converting the B control signal into the position-type signal is used as the static compensation FF of the target value FF control unit.
Upper and lower limit limiting means for limiting the upper and lower limit values (K · SV n ± δ) obtained by adding a predetermined value ± δ to n (= K · SV n ), and the previous value MV of the position type FF / FB control signal. When n−1 and the added signal of each signal before the addition and synthesis and the upper and lower limit values (K · SV n ± δ) are predetermined conditions, for example, {MV n-1 + Δ (P + D) n + Δ When I n + ΔFF n } <lower limit value (K · SV n −δ) and ΔI n <0,
Upper limit value (K · SV n + δ) <{MV n-1 + Δ (P +
D) n + ΔI n + ΔFF n }, and only when ΔI n > 0, or {MV n-1 + Δ (P + D) n + ΔF
F n } <lower limit value (K · SV n −δ), and ΔI n
When <0, upper limit value (K · SV n + δ) <{MV
n-1 + △ (P + D) n + △ FF n}, and, △ I n> 0
At this time, a first integral stop determining means for controlling the integral operation of the speed type I adjustment computing means to stop is provided.

【0016】次に、請求項2に対応する発明は、以上の
ような請求項1記載の発明に、新たに前記位置形FF/
FB制御信号の前回値MVn-1 と前記目標値フィードフ
ォワード制御部の静的補償分の前回値FFn-1 との比を
用いて前記制御対象ゲインの変化に対してループゲイン
の修正を行うゲイン修正手段を付加した構成である。
Next, the invention corresponding to claim 2 is the above-mentioned invention according to claim 1, in which the position type FF /
Using the ratio of the previous value MV n-1 of the FB control signal and the previous value FF n-1 of the static compensation amount of the target value feedforward control unit, the loop gain is corrected with respect to the change in the control target gain. This is a configuration in which a gain correction means for performing is added.

【0017】次に、請求項5に対応する発明は、請求項
1に対応する発明の第1積分停止判別手段に代えて、前
記上下限制限手段の入力側の位置形FF/FB制御信号
をMVn とし、また前記上下限制限手段の出力側の操作
信号をMVn ′としたとき、MVn −MVn ′>0で、
かつ、△In >0のとき、MVn −MVn ′<0で、か
つ、△In <0のとき、前記速度形I調節演算手段の積
分動作を停止制御する第2の積分停止判別手段を設けた
ものである。
Next, in the invention according to claim 5, in place of the first integral stop judging means of the invention according to claim 1, a position type FF / FB control signal on the input side of the upper and lower limit limiting means is used. When MV n and the operation signal on the output side of the upper and lower limit limiting means is MV n ′, MV n −MV n ′> 0,
And, △ when I n> 0, at MV n -MV n '<0, and, △ when I n <0, the second integration stop determination for stopping controlling the integration operation of the speed-type I regulating operation means Means are provided.

【0018】[0018]

【作用】従って、請求項1,3〜5に対応する発明は以
上のような手段を講じたことにより、FB制御部として
制御量をPD調節演算する速度形PD調節演算手段と目
標値および制御量の偏差をI調節演算する速度形I調節
演算手段とに分離する一方、これら演算出力を目標値F
F制御部の速度形出力に加算合成して速度形FF/FB
制御信号を得る構成とする。さらに、速度形FF/FB
制御信号を位置形信号変換した位置形FF/FB制御信
号を、目標値FF制御部の静的補償分に所定の値を加え
た上下限制限値で制限して操作信号を得るとともに、前
記位置形FF/FB制御信号、加算合成前の各信号およ
び積分動作の方向をみながら積分動作を停止制御するの
で、目標値が変化したとき、速度形PD調節演算手段が
制御量を調節演算することから、ゲインを下げて目標値
FF制御部のみに依存する操作信号に出力でき、しかも
その後、速度形I調節演算手段の調節演算によって位置
形FF/FB制御信号出力が徐々に上下限制限値から遠
ざかる方向に働いているとき、積分動作を停止すること
によりリセットワインドアップを防止することができ、
またFB制御部の出力と目標値FF制御部の出力とを速
度形信号の状態で結合しているので、ゲイン修正の他、
自動−手動切換時にスムーズに切換できる。
Therefore, in the invention corresponding to claims 1, 3 to 5, by taking the above-mentioned means, the speed type PD adjustment calculation means for performing the PD adjustment calculation of the control amount as the FB control section, the target value and the control. The deviation of the quantity is separated into a speed type I adjustment calculation means for performing an I adjustment calculation, while these calculation outputs are set to a target value F.
Speed type FF / FB by adding and synthesizing to the speed type output of F controller
The control signal is obtained. Furthermore, speed type FF / FB
The position type FF / FB control signal obtained by converting the control signal to the position type signal is limited by the upper and lower limit limit values obtained by adding a predetermined value to the static compensation amount of the target value FF control unit to obtain an operation signal, and the position Since the FF / FB control signal, each signal before addition and synthesis and the direction of the integration operation are controlled to stop the integration operation, the speed PD adjustment operation means adjusts the control amount when the target value changes. Therefore, the gain can be reduced to output the operation signal that depends only on the target value FF control unit, and thereafter, the position type FF / FB control signal output is gradually changed from the upper and lower limit values by the adjustment calculation of the speed type I adjustment calculation unit. Reset windup can be prevented by stopping the integral operation when working in the direction of moving away.
Further, since the output of the FB control unit and the output of the target value FF control unit are combined in the state of the velocity type signal, in addition to the gain correction,
You can switch smoothly between automatic and manual switching.

【0019】次に、請求項2に対応する発明において
は、FF制御ゲインを適切な状態に調整しても、その
後、制御対象ゲインが変化すると、FB制御部の出力を
受けて位置形FF/FB制御信号,ひいては操作信号が
変化してくるが、位置形FF/FB制御信号の前回値M
n-1 と前記目標値フィードフォワード制御部の静的補
償分の前回値FFn-1 との比を用いて前記制御対象ゲイ
ンの変化に対してループゲインを修正すれば、常に一定
のループゲインに保持させることができる。
Next, in the invention according to claim 2, even if the FF control gain is adjusted to an appropriate state, if the controlled object gain changes thereafter, the output of the FB control unit is received and the position type FF / Although the FB control signal and eventually the operation signal change, the previous value M of the position type FF / FB control signal
If the loop gain is corrected with respect to the change in the gain to be controlled by using the ratio of V n-1 and the previous value FF n-1 of the static compensation amount of the target value feedforward control unit, a constant loop is always obtained. It can be held at the gain.

【0020】[0020]

【実施例】以下、本発明の実施例について図面を参照し
て説明する。先ず、請求項1,3,4に対応する発明の
一実施例について図1を参照して説明する。
Embodiments of the present invention will be described below with reference to the drawings. First, an embodiment of the invention corresponding to claims 1, 3 and 4 will be described with reference to FIG.

【0021】この制御装置は、目標値SVn の変化に速
応出力する目標値FF制御部20と、目標値SVn と制
御対象(図示せず)からの制御量PVn とを受けてPI
D調節演算を行って得られる信号を用いて目標値FF制
御成分を修正制御するFB制御部30とが設けられてい
る。
[0021] The control device includes a target value FF control unit 20 for quick response output to a change in the target value SV n, receives a controlled variable PV n from the target value SV n and the control object (not shown) PI
An FB control unit 30 that corrects and controls the target value FF control component using a signal obtained by performing the D adjustment calculation is provided.

【0022】この目標値FF制御部20は、目標値SV
n にFF制御ゲインK(Kは1近傍の値とする)を乗算
してFF制御の静的補償分FFn=K・SVn を得る係
数手段21と、静的補償分の今回値FFn と静的補償分
の前回値FFn-1 との差分,つまり速度形FF制御信号
△FFn を取り出す差分演算手段22とから構成されて
いる。なお、この差分演算手段22によって求める速度
形FF制御信号△FFn は、 △FFn =FFn −FFn-1 =K・(SVn −SVn-1 )=K・△SVn で表す関係になっている。
The target value FF control unit 20 determines the target value SV
The coefficient means 21 for multiplying n by the FF control gain K (K is a value near 1) to obtain the static compensation amount FF n = K · SV n for the FF control, and the current value FF n of the static compensation amount. And the previous value FF n-1 of the static compensation amount, that is, the difference calculation means 22 for extracting the speed type FF control signal ΔFF n . Incidentally, the speed-type FF control signal △ FF n determined by the difference calculating means 22, represented by △ FF n = FF n -FF n -1 = K · (SV n -SV n-1) = K · △ SV n Have a relationship.

【0023】一方、FB制御部30は、制御量PVn
基づいてPD調節演算を行う速度形PD調節演算手段3
1と、目標値SVn と制御量PVn とから偏差en を求
める偏差演算手段32より導入される当該偏差en に基
づいてI調節演算を行う速度形I調節演算手段33とに
分離されている。この速度形PD調節演算手段31は、 △(P+D)n =−Kc {(PVn −PVn-1 ) +(TD /△t)・(PVn −2PVn-1 +PVn-2 )}…(3)
On the other hand, the FB control unit 30 is a speed type PD adjustment calculation means 3 for performing PD adjustment calculation based on the control amount PV n.
1 and speed type I adjustment calculation means 33 for performing I adjustment calculation based on the deviation e n introduced by the deviation calculation means 32 for obtaining the deviation e n from the target value SV n and the control amount PV n. ing. The velocity type PD regulating calculating means 31, △ (P + D) n = -K c {(PV n -PV n-1) + (T D / △ t) · (PV n -2PV n-1 + PV n-2 )}… (3)

【0024】なる調節演算を行って速度形P+D演算出
力信号△(P+D)n を得る。但し、(3)式において
c :比例ゲイン、TD :微分時間、△t:制御周期、
PVn:制御量の今回値、PVn-1 :制御量の前回値、
PVn-2 :制御量の前前回値である。この(3)式から
明らかなように、P動作およびD動作は制御量PVのみ
に対して演算を行っており、目標値SVとは一切関係し
ていない。一方、速度形I調節演算手段33は、偏差演
算手段32からの偏差en を受けて下記の演算式に基づ
いて速度形I演算出力信号△In ′を求めている。 △In ′=Kc ・(△t/TI )・en …(4)
Then, the speed type P + D calculation output signal Δ (P + D) n is obtained. However, in the equation (3), K c : proportional gain, T D : derivative time, Δt: control cycle,
PV n : current value of control amount, PV n-1 : previous value of control amount,
PV n-2 : The previous value of the controlled variable. As is clear from the equation (3), the P operation and the D operation perform the calculation only on the control amount PV and have no relation to the target value SV. On the other hand, the speed type I adjustment calculation means 33 receives the deviation e n from the deviation calculation means 32 and obtains the speed type I calculation output signal ΔI n ′ based on the following calculation formula. △ I n '= K c · (△ t / T I) · e n ... (4)

【0025】さらに、この速度形I調節演算手段33の
出力側には信号スイッチ手段34を介して加算手段35
が設けられている。この加算手段35は、前記差分演算
手段22からの速度形FF制御信号△FFn の他、速度
形PD調節演算手段の出力信号△(P+D)n と速度形
I調節演算手段の出力信号△In とを加算合成し、この
加算合成後の信号を速度形FF/FB制御信号MVn
して出力する。41は速度形−位置形信号変換手段であ
って、速度形FF/FB制御信号△MVn を取り込んで
下記の(5)式に基づき、 MVn =MVn-1 +△(P+D)n +△In +△FFn …(5) なる演算を行って位置形FF/FB制御信号MVn を求
めた後、上下限制限手段42に送出している。但し、上
式においてMVn :位置形FF/FB制御信号の今回
値、MVn-1 :位置形FF/FB制御信号の前回値であ
る。
Further, on the output side of the speed type I adjustment calculation means 33, an addition means 35 is provided via a signal switch means 34.
Is provided. This adding means 35 is, in addition to the speed type FF control signal ΔFF n from the difference calculating means 22, an output signal Δ (P + D) n of the speed type PD adjusting calculating means and an output signal ΔI of the speed type I adjusting calculating means. n and are added and combined, and the signal after this addition and combination is output as a speed type FF / FB control signal MV n . Reference numeral 41 denotes a speed type-position type signal converting means, which takes in the speed type FF / FB control signal ΔMV n and is based on the following equation (5): MV n = MV n-1 + Δ (P + D) n + After calculating the position type FF / FB control signal MV n by performing the calculation ΔI n + ΔFF n (5), it is sent to the upper and lower limit limiting means 42. However, in the above equation MV n: current value of the position type FF / FB control signal, MV n-1: is the previous value of the position type FF / FB control signal.

【0026】この上下限制限手段42は、位置形FF/
FB制御信号MVnに対し、前記目標値FF制御の静的
補償分FFn (=K・SVn )に所定の値±δを加えた
上限制限値(K・SVn +δ)と下限制限値(K・SV
n −δ)とを用いて制限することにより操作信号M
n ′を得、この操作信号MVn ′を制御対象(図示せ
ず)に印加するものである。
The upper and lower limit limiting means 42 is a position type FF /
For the FB control signal MV n , the upper limit value (K · SV n + δ) and the lower limit value obtained by adding a predetermined value ± δ to the static compensation amount FF n (= K · SV n ) of the target value FF control. (K ・ SV
n −δ) and the operation signal M
V n ′ is obtained and this operation signal MV n ′ is applied to the controlled object (not shown).

【0027】さらに、この制御装置には積分停止判別手
段43が設けられている。この積分停止判別手段43に
は、固定形または可変形の上下限制限値設定手段44か
ら上下限制限値(K・SVn ±δ)が導入され、さらに
速度形P+D演算出力信号△(P+D)n 、速度形I演
算出力信号△In ′および速度形FF制御信号△FFn
が導入され、下記の(6)式および(7)式の条件のと
き、すなわち、 {MVn-1 +△(P+D)n +△In +△FFn }<K・SVn −δ、 かつ、△In <0の時 ……(6) K・SVn +δ<{MVn-1 +△(P+D)n +△In +△FFn }、 かつ、△In <0の時 ……(7) なる条件のとき、信号スイッチ手段34を非導通に設定
して積分動作を停止する機能をもっている。
Further, the control device is provided with an integration stop judging means 43. An upper / lower limit limit value (K · SV n ± δ) is introduced from a fixed or variable upper / lower limit limit value setting unit 44 into the integration stop determination means 43, and a speed type P + D calculation output signal Δ (P + D) is further added. n , speed type I calculation output signal ΔI n ′ and speed type FF control signal ΔFF n
There is introduced, when the condition of (6) and (7) below, i.e., {MV n-1 + △ (P + D) n + △ I n + △ FF n} <K · SV n -δ, And when ΔI n <0 (6) K · SV n + δ <{MV n-1 + Δ (P + D) n + ΔI n + ΔFF n }, and when ΔI n <0 .. (7) Under the condition of (7), the signal switch means 34 is set to the non-conductive state to stop the integration operation.

【0028】従って、以上のような実施例の構成によれ
ば、目標値FF制御部20とI−PD調節演算を行うF
F制御部30との組合せたことにより、目標値SVn
変化させたとき、その目標値変化が速度形FF制御信号
△FFn を介して直ちに操作信号MVn ′に反映する
が、速度形PD調節演算手段31は目標値変化と無関係
であり、かつ、速度形I調節演算手段33は目標値の変
化に対して徐々に変化するだけであるので、目標値の変
化に対するゲインは低下し、一方、制御量の変化に対し
てはPID制御が確実に実行され、しかも、制御量の変
化に対するPとDの強さは目標値の制御性とは全く独立
して変更できることから、良好な制御性を確保できる。
Therefore, according to the configuration of the above embodiment, the target value FF controller 20 and the F for performing the I-PD adjustment calculation.
By combining with the F control unit 30, when the target value SV n is changed, the change in the target value is immediately reflected in the operation signal MV n ′ via the speed type FF control signal ΔFF n. Since the PD adjustment calculation means 31 is irrelevant to the change in the target value, and the speed type I adjustment calculation means 33 only changes gradually with respect to the change in the target value, the gain with respect to the change in the target value decreases. On the other hand, PID control is reliably executed for changes in the control amount, and the strengths of P and D for changes in the control amount can be changed completely independently of the controllability of the target value. You can secure the sex.

【0029】また、従来問題となっていたリセットワイ
ンドアップについては、位置形FF/FB制御信号MV
n が上下限制限手段42の制限値に引っかかったとき、
積分動作を制御することにより確実に防止できる。つま
り、以上述べた(6)式および(7)式の条件以外のと
き、つまり、
Regarding the reset windup which has been a problem in the past, the position type FF / FB control signal MV
When n is caught by the limit value of the upper and lower limit limiting means 42,
It can be surely prevented by controlling the integration operation. That is, when the condition other than the conditions of the expressions (6) and (7) described above is satisfied, that is,

【0030】 下限制限値(K・SVn −δ)≦{MVn-1 +△(P+D)n +△In +△F Fn }≦上限制限値(K・SVn +δ) ……(8)Lower limit value (K · SV n −δ) ≦ {MV n−1 + Δ (P + D) n + ΔI n + ΔF F n } ≦ Upper limit value (K · SV n + δ) ...... ( 8)

【0031】 {MVn-1 +△(P+D)n +△In +△FFn }≦下限制限値(K・SVn −δ)で、かつ、△In >0のとき ……(9){MVn-1+ △ (P + D)n+ △ In+ △ FFn} ≦ Lower limit value (K · SVn  −δ) and ΔInWhen> 0 ... (9)

【0032】 上限制限値(K・SVn +δ)≦{MVn-1 +△(P+D)n +△In +△F Fn }で、かつ、△In <0のとき …(10)When the upper limit value (K · SV n + δ) ≦ {MV n-1 + Δ (P + D) n + ΔI n + ΔF F n } and ΔI n <0 ... (10)

【0033】には通常の積分を実行する。すなわち、前
記(8)式の場合には今回の位置形FF/FB制御信号
が上下限制限値の範囲内にあるとき通常積分を行うこと
を示し、前記(9)式,(10)式の場合には今回の位
置形FF/FB制御信号が上下限制限値を越えていると
きで、積分動作がこの制限を解消する方向の極性をもっ
ているときには通常積分を行うことを示している。
Normal integration is performed for. That is, in the case of the expression (8), it is shown that the normal integration is performed when the current position type FF / FB control signal is within the range of the upper and lower limit values, and the expressions (9) and (10) In this case, when the position type FF / FB control signal this time exceeds the upper and lower limit limit values, and when the integrating operation has a polarity in the direction of eliminating this limit, it indicates that normal integration is performed.

【0034】一方、前記(6)式および(7)式の条件
のときには、今回の位置形FF/FB制御信号が下限制
限値(または上限制限値)を越え、なおかつ、積分動作
も制限を拡大する方向に動作しているので、この場合に
は直ちに積分動作を停止することにより、リセットワイ
ンドアップを防止している。
On the other hand, under the conditions of the equations (6) and (7), the current position type FF / FB control signal exceeds the lower limit value (or the upper limit value), and the integral operation also increases the limitation. In this case, the integration operation is immediately stopped to prevent reset windup.

【0035】さらに、FF制御部20とFB制御部30
はともに完全に速度形調節演算を行って組合わせている
ので、速度形FF/FB制御信号△MVn に外部機器か
らの速度信号を加えるだけでよいので外部機器との組合
せが容易であり、ゲイン修正なども容易に行えるので、
高度化へのアプローチが非常に容易である。
Further, the FF controller 20 and the FB controller 30
Since both are completely combined by performing speed type adjustment calculation, it suffices to add the speed signal from the external device to the speed type FF / FB control signal ΔMV n , so that the combination with the external device is easy. You can easily adjust the gain, so
The approach to sophistication is very easy.

【0036】同様に、FF制御部20とFB制御部30
とを速度形信号で組合わることにより、既に位置形FF
/FB制御信号の前回値が保持されているので、自動−
手動切換時のバランスレスバンプレス化を容易に行え
る。
Similarly, the FF controller 20 and the FB controller 30
By combining and with velocity type signal,
/ Because the previous value of the FB control signal is held,
Balanceless bumpless operation can be easily performed during manual switching.

【0037】次に、図2は請求項2に対応する発明の一
実施例を示す構成図である。この制御装置は、図1の構
成に、位置形FF/FB制御信号の前回値MVn-1 と前
記目標値FF制御部20の静的補償分の前回値FFn-1
との比を用いて前記制御対象のゲイン変化に対する制御
系のループゲインを修正するゲイン修正手段50を付加
したものである。
Next, FIG. 2 is a block diagram showing an embodiment of the invention corresponding to claim 2. In FIG. This control device has the configuration of FIG. 1 in which the previous value MV n-1 of the position type FF / FB control signal and the previous value FF n-1 of the static compensation amount of the target value FF control unit 20.
The gain correction means 50 for correcting the loop gain of the control system with respect to the change in the gain of the controlled object is added by using the ratio of and.

【0038】このゲイン修正手段50は、具体的には位
置形FF/FB制御信号の前回値MVn-1 と前記目標値
フィードフォワード制御の静的補償分の前回値FFn-1
との比Kn-1 、つまり Kn-1 =MVn-1 /FFn-1 ……(11)
This gain correction means 50 is specifically the previous value MV n-1 of the position type FF / FB control signal and the previous value FF n-1 of the static compensation amount of the target value feedforward control.
With the ratio K n-1 , that is, K n-1 = MV n-1 / FF n-1 (11)

【0039】を求めるゲイン比検出手段51と、このゲ
イン比検出手段51の出力を平均化するフィルタ手段5
2と、このフィルタ手段52から出力する平均比を速度
形FF/FB制御信号△MVn に乗じて制御対象のゲイ
ン変化に対する制御系のループゲインを修正する乗算手
段53とで構成されている。
Gain ratio detecting means 51 for obtaining and a filter means 5 for averaging the output of the gain ratio detecting means 51.
2 and a multiplying means 53 for multiplying the velocity-type FF / FB control signal ΔMV n by the average ratio output from the filter means 52 to correct the loop gain of the control system with respect to the gain change of the controlled object.

【0040】従って、このような実施例の構成によれ
ば、ゲイン調整時には、FF制御ゲインKを調整して比
n-1 =1となるように,つまりFF制御出力信号=操
作信号となるようにしておいても、例えばボイラなどの
運転点の変化などによって制御対象ゲインが変化し、こ
れによってFF制御出力信号と操作信号とが等しくなら
ない。つまり、 制御対象ゲインが大きくなったとき、… Kn-1 <1 制御対象ゲインが小さくなったとき、… Kn-1 >1
Therefore, according to the configuration of this embodiment, at the time of gain adjustment, the FF control gain K is adjusted so that the ratio K n-1 = 1, that is, the FF control output signal = the operation signal. Even in this case, the controlled object gain changes due to, for example, a change in the operating point of the boiler or the like, so that the FF control output signal and the operation signal do not become equal. That is, when the controlled object gain becomes large, ... K n-1 <1 When the controlled object gain becomes small, K n-1 > 1

【0041】の関係にあるが、Kn-1 は制御対象ゲイン
に逆比例して変化するので、比Kn-1を速度形FF制御
と速度形FB制御との加算合成値に乗ずることにより、
ループゲインを一定に保持させることができる。
Although K n-1 changes in inverse proportion to the gain to be controlled, by multiplying the ratio K n-1 by the additive combined value of the speed type FF control and the speed type FB control, ,
The loop gain can be kept constant.

【0042】なお、積分停止判別手段43の判別式であ
る前記(6)式および(7)式の△(P+D)n +△I
n +△FFn の代りに、フィルタ手段52の出力である
平均比を乗じた平均Kn-1 (△(P+D)n +△In
△FFn )を用いれば、前記(6)式および(7)式を
そのまま用いて判別することができる。
Incidentally, Δ (P + D) n + ΔI in the equations (6) and (7) which are the discriminant equations of the integral stop discriminating means 43.
Instead of n + ΔFF n , the average K n-1 (Δ (P + D) n + ΔI n + multiplied by the average ratio which is the output of the filter means 52 is used.
If ΔFF n ) is used, the equations (6) and (7) can be used as they are for discrimination.

【0043】さらに、図3は、図1の積分停止判別手段
43に代えて、前記上下限制限手段42の入出力レベル
差を用いて前記速度形I調節演算手段33の積分動作を
停止制御する積分停止判別手段43′を設けてもよい。
Further, in FIG. 3, instead of the integration stop determination means 43 of FIG. 1, the integration operation of the speed type I adjustment calculation means 33 is stopped and controlled by using the input / output level difference of the upper and lower limit restriction means 42. The integration stop determination means 43 'may be provided.

【0044】つまり、積分停止判別手段43′では、上
下限制限手段42の入力側の位置形FF/FB制御信号
をMVn とし、また前記上下限制限手段の出力側の操作
信号をMVn ′としたとき、MVn −MVn ′>0で、
かつ、△In >0のとき、MVn −MVn ′<0で、か
つ、△In <0のとき、前記速度形I調節演算手段33
の積分動作を停止制御することにより、請求項1に対応
する発明と同様な作用効果を奏することができる。
[0044] That is, integration stop discriminating means 43 'in the position-type FF / FB control signal on the input side of the upper and lower limiting means 42 and MV n, also the operation signal output side of the upper and lower limit restricting means MV n' Then, MV n −MV n ′> 0,
And, △ when I n> 0, at MV n -MV n '<0, and, △ when I n <0, the velocity type I regulatory calculating means 33
By controlling the integration operation of 1) to stop, it is possible to obtain the same effect as that of the invention according to claim 1.

【0045】なお、本発明は上記実施例に限定されるも
のではない。例えば積分停止判別手段43の判別式とし
て、(△(P+D)n +△In +△FFn )を用いた
が、目標値が変化した直後では△Inの寄与度が少ない
ので、(6)式および(7)式の判別式から△In を除
いて判別してもよい。その他、本発明はその要旨を逸脱
しない範囲で種々変形して実施できる。
The present invention is not limited to the above embodiment. For example, (Δ (P + D) n + ΔI n + ΔFF n ) is used as the discriminant of the integration stop discriminating means 43, but since the contribution of ΔI n is small immediately after the change of the target value, (6 ) and (7) may be determined with the exception of △ I n from the equation of discriminant. Besides, the present invention can be variously modified and implemented without departing from the scope of the invention.

【0046】[0046]

【発明の効果】以上説明したように本発明によれば、次
のような種々の効果を奏する。
As described above, according to the present invention, the following various effects are exhibited.

【0047】請求項1,3〜5の発明では、目標値が変
化したときゲインを確実に低下させることにより良好な
制御性を確保でき、またリセットワインドアップを確実
に防止できる。また、ゲイン修正および自動−手動切換
え時のバランスレス・バンプレス化を容易に実現でき、
高度化へのアプローチを容易に達成可能となる。次に、
請求項2の発明は、制御対象ゲインの変化に対してルー
プゲインを常に一定に保持することができる。
According to the first and third to fifth aspects of the present invention, good controllability can be ensured by reliably lowering the gain when the target value changes, and reset windup can be reliably prevented. In addition, gain correction and balance-less bumpless switching at the time of automatic-manual switching can be easily realized.
The approach to sophistication can be easily achieved. next,
According to the second aspect of the present invention, the loop gain can always be kept constant with respect to the change in the controlled object gain.

【0048】従って、実際のボイラでは、負荷の変化、
燃料の多様化、燃料の質的変化などによって高度化が要
請されているが、本装置を用いることによりその要請を
達成でき、プロセスの多くの個所にちりばめることによ
り全体の制御性の向上に大きく貢献するものである。
Therefore, in an actual boiler, a change in load,
Although sophistication is required due to diversification of fuel and quality change of fuel, the demand can be achieved by using this device, and it can be greatly improved in overall controllability by scattering in many points of the process. To contribute.

【図面の簡単な説明】[Brief description of drawings]

【図1】 請求項1,3,4に係わる目標値FF/FB
制御装置の一実施例を示す構成図。
FIG. 1 is a target value FF / FB according to claims 1, 3, and 4.
The block diagram which shows one Example of a control apparatus.

【図2】 請求項2〜4に係わる目標値FF/FB制御
装置の一実施例を示す構成図。
FIG. 2 is a configuration diagram showing an embodiment of a target value FF / FB control device according to claims 2 to 4.

【図3】 請求項5に係わる目標値FF/FB制御装置
の一実施例を示す構成図。
FIG. 3 is a configuration diagram showing an embodiment of a target value FF / FB control device according to claim 5;

【図4】 従来の一般的なボイラ負荷システムの概略構
成図。
FIG. 4 is a schematic configuration diagram of a conventional general boiler load system.

【図5】 従来の目標値FF/FB制御装置の構成図。FIG. 5 is a configuration diagram of a conventional target value FF / FB control device.

【符号の説明】[Explanation of symbols]

20…目標値FF制御部、21…係数手段、22…差分
演算手段、30…FB制御部、31…速度形PD調節演
算手段、32…偏差演算手段、33…速度形I調節演算
手段、34…信号スイッチ手段、35…加算手段、41
…速度形−位置形信号変換手段、42…上下限制限手
段、43,43′…積分停止制御手段、50…ゲイン修
正手段、51…ゲイン比検出手段、52…フィルタ手
段、53…乗算手段。
20 ... Target value FF control unit, 21 ... Coefficient unit, 22 ... Difference calculation unit, 30 ... FB control unit, 31 ... Speed type PD adjustment calculation unit, 32 ... Deviation calculation unit, 33 ... Speed type I adjustment calculation unit, 34 ... Signal switch means, 35 ... Addition means, 41
... speed type-position type signal converting means, 42 ... upper and lower limit limiting means, 43, 43 '... integration stop controlling means, 50 ... gain correcting means, 51 ... gain ratio detecting means, 52 ... filter means, 53 ... multiplying means.

Claims (5)

【特許請求の範囲】[Claims] 【請求項1】 目標値の変化に対して速応出力するため
の目標値FF(フィードフォワード)制御部と、前記目
標値と制御対象からの制御量とを受けて調節演算を行っ
て得られた信号を用いて目標値FF制御部のFF制御信
号を修正制御するFB(フィードバック)制御部とを組
合せた目標値FF/FB制御装置において、 前記FB制御部として、前記制御量(PVn )をPD調
節演算を行う速度形PD調節演算手段と、前記目標値
(SVn )と制御量(PVn )との偏差をI調節演算を
行う速度形I調節演算手段とに分離するとともに、前記
目標値FF制御部によって変換された速度形FF制御信
号△FFn と速度形PD調節演算手段の出力信号△(P
+D)n と前記速度形I調節演算手段の出力信号△In
とを加算合成する構成とし、 さらに、この加算合成した速度形FF/FB制御信号を
位置形信号変換した位置形FF/FB制御信号MV
n を、目標値FF制御部の静的補償分FFn (=K・S
n )に所定の値±δを加えた上下限制限値(K・SV
n ±δ)で制限して操作信号として出力する上下限制限
手段と、 前記位置形FF/FB制御信号の前回値MVn-1 および
前記加算合成前の各信号と前記上下限制限値(K・SV
n ±δ)とが所定の条件のとき前記速度形I調節演算手
段の積分(I)動作を停止制御する第1の積分停止判別
手段とを備えたことを特徴とする目標値FF/FB制御
装置。
1. A target value FF (feedforward) control unit for outputting a quick response to a change in a target value, and an adjustment calculation performed by receiving the target value and a control amount from a controlled object. In the target value FF / FB control device combined with an FB (feedback) control unit that corrects and controls the FF control signal of the target value FF control unit using the signal, a control amount (PV n ) as the FB control unit Is separated into speed type PD adjustment calculation means for performing PD adjustment calculation and speed type I adjustment calculation means for performing I adjustment calculation of the deviation between the target value (SV n ) and control amount (PV n ), and The speed type FF control signal ΔFF n converted by the target value FF controller and the output signal Δ (P
+ D) n and the output signal ΔI n of the speed type I adjustment calculation means
And a position-type FF / FB control signal MV obtained by position-signal conversion of the speed-type FF / FB control signal obtained by the addition-synthesis.
n is the static compensation amount FF n (= K · S of the target value FF control unit)
Upper and lower limit value (K · SV) obtained by adding a predetermined value ± δ to V n ).
upper and lower limit limiting means for limiting and outputting as an operation signal by limiting ( n ± δ), previous value MV n-1 of the position type FF / FB control signal and each signal before the addition and synthesis, and the upper and lower limit limit value (K・ SV
target value FF / FB control, characterized in that it has a first integral stop judging means for stopping and controlling the integral (I) operation of the speed type I adjustment computing means when ( n ± δ) is a predetermined condition. apparatus.
【請求項2】 請求項1に記載する発明に、前記位置形
FF/FB制御信号の前回値MVn-1 と前記目標値FF
制御部の静的補償分の前回値FFn-1 との比を用いて前
記制御対象のゲイン変化に対するループゲインの修正を
行うゲイン修正手段を付加したことを特徴とする目標値
FF/FB制御装置。
2. The invention according to claim 1, wherein the previous value MV n-1 of the position type FF / FB control signal and the target value FF
Target value FF / FB control characterized in that gain correction means for correcting the loop gain with respect to the gain change of the controlled object is added using the ratio of the previous value FF n-1 of the static compensation amount of the control unit. apparatus.
【請求項3】 第1の積分停止判別手段は、 {MVn-1 +△(P+D)n +△In +△FFn }<下
限制限値(K・SVn−δ)、かつ、△In<0のとき、 上限制限値(K・SVn +δ)<{MVn-1 +△(P+
D)n +△In +△FFn }、かつ、△In >0のとき
のみ、前記速度形I調節演算手段の積分(I)動作を停
止制御することを特徴とする請求項1または請求項2記
載の目標値FF/FB制御装置。
3. The first integration stop determination means is {MV n-1 + Δ (P + D) n + ΔI n + ΔFF n } <lower limit value (K · SV n −δ), and Δ When I n <0, the upper limit value (K · SV n + δ) <{MV n-1 + Δ (P +
D) n + ΔI n + ΔFF n }, and ΔI n > 0 only, the integral (I) operation of the speed type I adjustment calculation means is stopped and controlled. The target value FF / FB control device according to claim 2.
【請求項4】 第1の積分停止判別手段は、 {MVn-1 +△(P+D)n +△FFn }<下限制限値
(K・SVn −δ)、かつ、△In <0のとき、 上限制限値(K・SVn +δ)<{MVn-1 +△(P+
D)n +△FFn }、かつ、△In >0のときのみ、前
記速度形I調節演算手段の積分(I)動作を停止制御す
ることを特徴とする請求項1または請求項2記載の目標
値FF/FB制御装置。
4. The first integration stop determination means is {MV n-1 + Δ (P + D) n + ΔFF n } <lower limit value (K · SV n −δ) and ΔI n <0. When, the upper limit value (K · SV n + δ) <{MV n-1 + Δ (P +
3. The integral (I) operation of the speed type I adjustment calculation means is stopped and controlled only when D) n + ΔFF n }, and ΔI n > 0. Target value FF / FB control device.
【請求項5】 目標値の変化に対して速応出力するため
の目標値FF制御部と、前記目標値と制御対象からの制
御量とを受けて調節演算を行って得られた信号を用いて
目標値FF制御部のFF制御信号を修正制御するFB制
御部とを組合せた目標値FF/FB制御装置において、 前記FB制御部として、前記制御量(PVn )をPD調
節演算を行う速度形PD調節演算手段と、前記目標値
(SVn )と制御量(PVn )との偏差をI調節演算を
行う速度形I調節演算手段とに分離するとともに、前記
目標値FF制御部によって変換された速度形FF制御信
号△FFn と速度形PD調節演算手段の出力信号△(P
+D)n と前記速度形I調節演算手段の出力信号△In
とを加算合成する構成とし、 さらに、この加算合成した速度形FF/FB制御信号を
位置形信号変換した位置形FF/FB制御信号MV
n を、目標値FF制御部の静的補償分FFn (=K・S
n )に所定の値±δを加えた上下限制限値(K・SV
n ±δ)で制限して操作信号として出力する上下限制限
手段と、 この上下限制限手段の入力側の位置形FF/FB制御信
号をMVn とし、また前記上下限制限手段の出力側の操
作信号をMVn ′とすると、 MVn −MVn ′>0で、かつ、△In >0のとき、 MVn −MVn ′<0で、かつ、△In <0のとき、 前記速度形I調節演算手段の積分(I)動作を停止制御
する第2の積分停止判別手段とを備えたことを特徴とす
る目標値FF/FB制御装置。
5. A target value FF control unit for outputting a quick response to a change in a target value, and a signal obtained by performing an adjustment calculation by receiving the target value and a controlled variable from a controlled object. In a target value FF / FB control device combined with an FB control unit that corrects and controls the FF control signal of the target value FF control unit, a speed at which the control amount (PV n ) performs a PD adjustment calculation as the FB control unit. Type PD adjustment calculation means and a deviation between the target value (SV n ) and the control amount (PV n ) are separated into speed type I adjustment calculation means for performing I adjustment calculation and converted by the target value FF control section. The speed type FF control signal ΔFF n and the output signal Δ (P
+ D) n and the output signal ΔI n of the speed type I adjustment calculation means
And a position-type FF / FB control signal MV obtained by position-signal conversion of the speed-type FF / FB control signal obtained by the addition-synthesis.
n is the static compensation amount FF n (= K · S of the target value FF control unit)
Upper and lower limit value (K · SV) obtained by adding a predetermined value ± δ to V n ).
n ± δ) and output as an operation signal, the upper and lower limit limiting means, the position type FF / FB control signal on the input side of the upper and lower limit limiting means is MV n, and the output side of the upper and lower limit limiting means. 'when, MV n -MV n' an operation signal MV n> 0, and △ when I n> 0, at MV n -MV n '<0, and when the △ I n <0, the A target value FF / FB control device comprising: a second integration stop determination means for controlling the integration (I) operation of the speed type I adjustment calculation means.
JP24875691A 1991-09-27 1991-09-27 Target value ff/fb controller Pending JPH0588702A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP24875691A JPH0588702A (en) 1991-09-27 1991-09-27 Target value ff/fb controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP24875691A JPH0588702A (en) 1991-09-27 1991-09-27 Target value ff/fb controller

Publications (1)

Publication Number Publication Date
JPH0588702A true JPH0588702A (en) 1993-04-09

Family

ID=17182913

Family Applications (1)

Application Number Title Priority Date Filing Date
JP24875691A Pending JPH0588702A (en) 1991-09-27 1991-09-27 Target value ff/fb controller

Country Status (1)

Country Link
JP (1) JPH0588702A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103529869A (en) * 2012-07-03 2014-01-22 株式会社堀场Stec Pressure control means, flow control devices, pressure and flow control method

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103529869A (en) * 2012-07-03 2014-01-22 株式会社堀场Stec Pressure control means, flow control devices, pressure and flow control method
JP2014013461A (en) * 2012-07-03 2014-01-23 Horiba Ltd Pressure control device, flow rate control device, program for pressure control device and program for flow rate control device
CN103529869B (en) * 2012-07-03 2017-06-06 株式会社堀场Stec Pressure control device, volume control device, compress control method and flow control methods

Similar Documents

Publication Publication Date Title
US4563735A (en) Process controlling method and system involving separate determination of static and dynamic compensation components
JPH06274205A (en) Gain adaptive control device
JP2875023B2 (en) Regulator for especially non-linear time-varying processes
JP2001117603A (en) Control arithmetic unit and control arithmetic method
JPH0566601B2 (en)
JPH0588702A (en) Target value ff/fb controller
JPH05324005A (en) Command ff/fb controller
JP2002130604A (en) Method for controlling number of boilers in continuous control of burning rate
JP3571833B2 (en) Speed type PID adjustment device
US9541906B2 (en) Controller capable of achieving multi-variable controls through single-variable control unit
JPH0642161B2 (en) How to modify a feedforward model
JP2635754B2 (en) Process control equipment
JPH08137507A (en) Feedforward gain adaptive device and controller using the adaptive device
JPS6237721B2 (en)
JP3822300B2 (en) Boiler load distribution control device
JPS59103104A (en) Process control method
JPS5813809B2 (en) Combustion control method using low excess air
JPS59163604A (en) Process controller
JPH0642162B2 (en) How to automatically correct a feedforward model
KR840000688B1 (en) Revision method of caloty
JPH0738124B2 (en) Feedback / feedforward controller
JP2002236502A (en) Method and unit for process control
JPS6117445Y2 (en)
SU1478189A1 (en) Controller for plants with lags
JPH086888B2 (en) Control device for coal-fired once-through boiler