JPH0529392A - Mounting method for bare chip with bump - Google Patents
Mounting method for bare chip with bumpInfo
- Publication number
- JPH0529392A JPH0529392A JP18486291A JP18486291A JPH0529392A JP H0529392 A JPH0529392 A JP H0529392A JP 18486291 A JP18486291 A JP 18486291A JP 18486291 A JP18486291 A JP 18486291A JP H0529392 A JPH0529392 A JP H0529392A
- Authority
- JP
- Japan
- Prior art keywords
- adhesive
- bare chip
- mounting
- chip
- bumps
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/2902—Disposition
- H01L2224/29034—Disposition the layer connector covering only portions of the surface to be connected
- H01L2224/29036—Disposition the layer connector covering only portions of the surface to be connected covering only the central area of the surface to be connected
Landscapes
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Wire Bonding (AREA)
Abstract
Description
【０００１】[0001]
【産業上の利用分野】本発明はバンプを有するベアチッ
プを接着剤によって実装する方法に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method of mounting a bare chip having bumps with an adhesive.
【０００２】バンプを有するベアチップは、下面の各バ
ンプを基板上のパッドと電気的に接続された状態で、基
板上に実装される。A bare chip having bumps is mounted on a substrate with each bump on the lower surface electrically connected to a pad on the substrate.
【０００３】近年、ベアチップ自体の大容量化等に伴っ
て、バンプのピッチが狭くなってきており、上記実装に
は許容誤差がミクロンオーダである精度が要求されてい
る。In recent years, the pitch of bumps has become narrower along with the increase in capacity of bare chips themselves, and the above-mentioned mounting is required to have an accuracy of micron order tolerance.
【０００４】[0004]
【従来の技術】図５及び図６は従来の実装方法を示す。2. Description of the Related Art FIGS. 5 and 6 show a conventional mounting method.
【０００５】まず、接着剤塗布工程１を行う。First, the adhesive application step 1 is performed.
【０００６】ここでは、図６（Ａ）に示すように、例え
ば転写ピンを使用して、基板１０上のベアチップ実装予
定部１１に、エポキシ系の接着剤１２を塗布する。Here, as shown in FIG. 6A, an epoxy adhesive 12 is applied to the bare chip mounting portion 11 on the substrate 10 by using, for example, a transfer pin.
【０００７】１３はパッドであり、ベアチップ実装予定
部１１の周囲に配設してある。Reference numeral 13 is a pad, which is arranged around the bare chip mounting portion 11.
【０００８】接着剤１２を塗布した後、直ちにベアチッ
プ実装工程２を行う。After applying the adhesive 12, the bare chip mounting step 2 is performed immediately.
【０００９】この工程２は、光学的にパッド１３の位置
を認識し、図６（Ｂ）に示すように、ベアチップ１４を
吸着しているボンディングツール１５を矢印Ｚ方向に下
降させ、同図（Ｃ）に示すように、ベアチップ１４の下
面１４ａの周囲部分のバンプ１６が対応するパッド１３
に押し当たるまで降ろすことにより行われる。In this step 2, the position of the pad 13 is optically recognized, and as shown in FIG. 6 (B), the bonding tool 15 which holds the bare chip 14 is lowered in the arrow Z direction, As shown in C), the bumps 16 in the peripheral portion of the lower surface 14a of the bare chip 14 correspond to the corresponding pads 13
It is done by lowering it until it hits.
【００１０】これにより、ベアチップ１４は、図６
（Ｄ）に示すように、下面１４ａ及びバルブ１６の周囲
を接着されて、且つ各バンプ１６をパッド１３と電気的
に接続されて実装される。As a result, the bare chip 14 has the structure shown in FIG.
As shown in (D), the lower surface 14a and the periphery of the bulb 16 are bonded together, and each bump 16 is electrically connected to the pad 13 for mounting.
【００１１】[0011]
【発明が解決しようとする課題】ベアチップ実装工程２
において、図６（Ｂ）に示すように、ベアチップ１４の
下面１４ａが接着剤１２を押し潰してこれを矢印Ａで示
すように側方に押し拡げる。Bare chip mounting process 2
In FIG. 6B, the lower surface 14 a of the bare chip 14 crushes the adhesive 12 and spreads it laterally as indicated by arrow A.
【００１２】接着剤１２が側方へ押し拡げられる過程に
おいて、ベアチップ１４には、接着剤１２によって引き
づられるように矢印Ｂで示す側方の力が作用する。In the process in which the adhesive 12 is spread laterally, a lateral force indicated by an arrow B acts on the bare chip 14 so that the bare chip 14 is pulled by the adhesive 12.
【００１３】ところで、接着剤１２は、実装状態でバン
プ１６の部位まで回り込むだけの十分な量が盛り上がっ
た状態で塗布してあり、接着剤１２の頂部１２ａの高さ
Ｈ1 は比較的高い。By the way, the adhesive 12 is applied in a state in which a sufficient amount to wrap around the bumps 16 in the mounted state is raised, and the height H 1 of the top 12a of the adhesive 12 is relatively high.
【００１４】このため、実装のための下降時には、ベア
チップ１４は、高さＨ1 から実装高さＨ2 に到る比較的
長い下降距離Ｌ1 （比較的長い時間）に亘って、接着剤
１２によって矢印Ｂで示す側方の力を作用されることに
なる。Therefore, at the time of descending for mounting, the bare chip 14 is adhesive 12 over a relatively long descending distance L 1 (relatively long time) from the height H 1 to the mounting height H 2. Therefore, the lateral force indicated by the arrow B is applied.
【００１５】また、特に接着剤１２が実装予定部１１の
中心より極端にずれているような場合にあっては、ベア
チップ１４は側方向上特定の方向の力を作用される。In particular, when the adhesive 12 is extremely displaced from the center of the mounting portion 11, the bare chip 14 is laterally subjected to a force in a specific direction.
【００１６】このため、実装の途中で、ベアチップ１４
の上面１４ｂがボンディングツール１５に対して滑り、
図６（Ｃ）に示すように、ベアチップ１４がボンディン
グツール１５に対して矢印Ｂ方向にずれてしまうことが
ある。Therefore, during mounting, the bare chip 14
The upper surface 14b of the
As shown in FIG. 6C, the bare chip 14 may be displaced with respect to the bonding tool 15 in the arrow B direction.
【００１７】このようなずれが生ずると、図６（Ｄ）中
符合１６-1で示すように、バンプがパッド１３-1よりず
れてしまい、電気的接続が不完全となって実装不良とな
ってしまう。When such a shift occurs, the bump shifts from the pad 13-1 as indicated by reference numeral 16-1 in FIG. 6 (D), resulting in incomplete electrical connection and defective mounting. Will end up.
【００１８】近年、バンプ１６及びパッド１３のピッチ
が狭くなっており、上記のずれ量δが僅か数μm であっ
ても、実装不良となってしまうこともある。In recent years, the pitch between the bumps 16 and the pads 13 has become narrower, and even if the amount of deviation .delta. Is only a few .mu.m, mounting defects may occur.
【００１９】本発明は、実装の高精度化を実現したバン
プを有するベアチップの実装方法を提供することを目的
とする。It is an object of the present invention to provide a bare chip mounting method having bumps that realizes high mounting accuracy.
【００２０】[0020]
【課題を解決するための手段】請求項１の発明は、バン
プを有するベアチップを接着剤により基板に接着して該
バンプを該基板上のパッドに当接させて実装する方法に
おいて、該基板上のベアチップ実装予定領域に盛り上が
って塗布された接着剤を、拡げて平らにならす接着剤な
らし工程を有し、平らにならされた接着剤上に上記ベア
チップを押し付けて実装する構成としたものである。According to a first aspect of the present invention, there is provided a method of mounting a bare chip having bumps on a substrate with an adhesive so that the bumps are brought into contact with pads on the substrate and mounted. The adhesive applied to the area where the bare chip is to be mounted is raised and leveled, and there is an adhesive leveling process in which the bare chip is pressed and mounted on the leveled adhesive. is there.
【００２１】請求項２の発明は、請求項１の接着剤なら
し工程を、塗布された接着剤を覆う形状のノズルによっ
て該塗布された接着剤を覆った状態で、ガスを吹き付け
て行う構成としたものである。According to a second aspect of the present invention, the adhesive leveling step of the first aspect is performed by blowing gas while the applied adhesive is covered by a nozzle having a shape that covers the applied adhesive. It is what
【００２２】[0022]
【作用】請求項１の接着剤ならし工程によって平らにな
らされた接着剤は、ベアチップの実装時にベアチップに
ずれ力の発生を抑制するように作用する。The adhesive leveled out by the adhesive leveling step of the first aspect acts so as to suppress the generation of a displacement force on the bare chip when the bare chip is mounted.
【００２３】請求項２のノズルは、接着剤の周囲への不
要な飛散を制限するように作用する。The nozzle of the second aspect functions to limit unnecessary splashing of the adhesive to the surroundings.
【００２４】[0024]
【実施例】図１及び図２は本発明のバンプを有するベア
チップの実装方法の一実施例を示す。1 and 2 show an embodiment of a method for mounting a bare chip having bumps according to the present invention.
【００２５】各図中、図５及び図６と同一部分には同一
符合を付し、その説明は省略する。In each figure, the same parts as those in FIGS. 5 and 6 are designated by the same reference numerals, and the description thereof will be omitted.
【００２６】図１中、２０は接着剤ならし工程であり、
接着剤塗布工程１の次に設けてある。In FIG. 1, 20 is an adhesive leveling process,
It is provided after the adhesive application step 1.
【００２７】ここでは、図２（Ａ）に示すように盛り上
がって塗布された接着剤１２を、ベアチップ実装予定領
域１１全体に亘ってパッド１３の近傍まで拡げてなら
す。Here, as shown in FIG. 2A, the adhesive 12 that is raised and applied is spread over the entire bare chip mounting area 11 to the vicinity of the pad 13.
【００２８】これにより、接着剤１２は符合１２Ａで示
す如くになる。As a result, the adhesive 12 becomes as indicated by reference numeral 12A.
【００２９】接着剤１２Ａは、厚さｔ1 が約８０μm 程
度となり、上面１２Ａａは実装高さＨ2 より若干高い位
置にあり、ベアチップ実装領域１１の略全体に亘る比較
的広い面積Ｓ1 を有し、且つ平坦である。The adhesive 12A has a thickness t 1 of about 80 μm, the upper surface 12Aa is slightly higher than the mounting height H 2 , and has a relatively large area S 1 over substantially the entire bare chip mounting area 11. And is flat.
【００３０】この後、ベアチップ実装工程２を行う。Thereafter, bare chip mounting step 2 is performed.
【００３１】ベアチップ実装工程２は、従来と同様に、
図２（Ｃ），（Ｄ）に示すように、ベアチップ１４が吸
着されたボンディングツール１５を矢印Ｚ方向に下降す
ることにより行われる。In the bare chip mounting step 2, as in the conventional case,
As shown in FIGS. 2C and 2D, the bonding tool 15 to which the bare chip 14 is adsorbed is lowered in the arrow Z direction.
【００３２】ベアチップ１４は、実装高さＨ2 の極く近
い高さＨ3 まで下降された時点で、接着剤１２Ａに接触
し、その後、実装高さＨ2 まで下降する過程で接着剤１
２Ａを押し拡げる。The bare chip 14, when it is lowered to very close height H 3 of the mounting height H 2, into contact with the adhesive 12A, then, the adhesive 1 in the process of descending mounted to a height H 2
Push 2A apart.
【００３３】従って、接着剤１２Ａを押し拡げる動作を
伴うボンディングツール１５の下降距離Ｌ2 は、従来に
比べて格段に短い。Therefore, the descending distance L 2 of the bonding tool 15 accompanied by the operation of spreading the adhesive 12A is much shorter than the conventional one.
【００３４】しかも、ベアチップ１４の下面１４ａは、
最初から広い面積が接着剤１２Ａに接触し、ベアチップ
１４には傾斜する方向の力は作用しない。Moreover, the lower surface 14a of the bare chip 14 is
A large area comes into contact with the adhesive 12A from the beginning, and no force in a tilting direction acts on the bare chip 14.
【００３５】このため、ベアチップ１４をボンディング
ツール１５に対してずらすような力は殆ど生ぜず、ベア
チップ１４はボンディングツール１５に対して全くずれ
ない。Therefore, there is almost no force that displaces the bare chip 14 with respect to the bonding tool 15, and the bare chip 14 is not displaced with respect to the bonding tool 15 at all.
【００３６】この結果、ベアチップ１４は、図２（Ｄ）
に示すように、実装予定位置に精度良く位置決めされ、
バンプ１６は対応するパッド１３に正常に当接する。As a result, the bare chip 14 is formed as shown in FIG.
As shown in, it is accurately positioned at the planned mounting position,
The bump 16 normally abuts the corresponding pad 13.
【００３７】接着剤１２Ａは、ボンディングツール１５
により加熱されて、符合１２Ｂで示すように、バンプ１
６の部分まで回り込んだ状態となる。The adhesive 12A is the bonding tool 15
Is heated by the bump 1 as shown by reference numeral 12B.
It will be in the state of wrapping around to part 6.
【００３８】この後、接着剤１２Ｂは熱硬化され、符合
１２Ｃで示す如くになり、ベアチップ１４は、図２
（Ｅ）に示すように、各バンプ１６を対応するパッド１
３と確実に電気的に接続されて、基板１０上に実装され
る。After that, the adhesive 12B is heat-cured to be as shown by the reference numeral 12C, and the bare chip 14 is formed as shown in FIG.
As shown in (E), each bump 16 has a corresponding pad 1
3 is securely electrically connected and mounted on the substrate 10.
【００３９】次に、上記の接着剤ならし工程について説
明する。Next, the above-mentioned adhesive leveling step will be described.
【００４０】図３に示すように、治具３０を矢印３１方
向に往復移動させることによって、接着剤１２はならさ
れる。As shown in FIG. 3, the adhesive 12 is smoothed by reciprocating the jig 30 in the direction of the arrow 31.
【００４１】また、図４に示すように、ベアチップ実装
領域１１に対応する大きさを有する特殊形状のノズル３
２によって接着剤１２を覆った状態で、例えば空気３３
を吹き付けることによっても、接着剤１２はならされ
る。Further, as shown in FIG. 4, the nozzle 3 having a special shape having a size corresponding to the bare chip mounting area 11 is formed.
2 with the adhesive 12 covered, for example air 33
The adhesive 12 is also smoothed by spraying.
【００４２】後者の方法によれば、接着剤１２が周囲に
飛散することが防止され、パッド１３上に接着剤１２が
付着することがない。According to the latter method, the adhesive 12 is prevented from scattering around and the adhesive 12 does not adhere to the pad 13.
【００４３】パッド１３上に接着剤１２が付着すると、
実装に際してのパッド１３の光学的認識に誤りを生ずる
虞れがある。When the adhesive 12 adheres to the pad 13,
There is a possibility that an error may occur in the optical recognition of the pad 13 at the time of mounting.
【００４４】しかし、上記の方法によれば、パッド１３
に接着剤１２は付着しないため、実装に際してのパッド
１３の光学的認識は誤りなく行われ、この点からも、ベ
アチップ実装精度は何ら損なわれない。However, according to the above method, the pad 13
Since the adhesive 12 does not adhere to the pad, the optical recognition of the pad 13 at the time of mounting is performed without error, and from this point also, the bare chip mounting accuracy is not impaired.
【００４５】また、上記のベアチップ１４のバンプ１６
はＡｕ製のものである。The bump 16 of the bare chip 14 is also used.
Is made of Au.
【００４６】[0046]
【発明の効果】以上説明した様に、請求項１の発明によ
れば、ベアチップを押し付けて実装するときに、ベアチ
ップにずれ力が殆ど作用しないため、ベアチップを実装
予定位置よりのずれを無くして高精度に実装することが
出来る。As described above, according to the first aspect of the invention, when the bare chip is pressed and mounted, the bare chip is hardly displaced, so that the bare chip is not displaced from the planned mounting position. It can be mounted with high accuracy.
【００４７】請求項２の発明によれば、接着剤がパッド
に付着しないため、実装に際して行うパッドの光学的認
識精度が損なわれることが無く、この点からもベアチッ
プを位置精度良く実装することが出来る。According to the second aspect of the present invention, since the adhesive does not adhere to the pad, the optical recognition accuracy of the pad during mounting is not impaired. From this point as well, the bare chip can be mounted with high positional accuracy. I can.
【図１】本発明のバンプを有するベアチップの実装方法
の一実施例の工程図である。FIG. 1 is a process drawing of an example of a method for mounting a bare chip having bumps according to the present invention.
【図２】図１の各工程の状態を示す図である。FIG. 2 is a diagram showing a state of each step of FIG.
【図３】接着剤ならし工程を行う１例を示す図である。FIG. 3 is a diagram showing an example of performing an adhesive smoothing step.
【図４】接着剤ならし工程を行う別の例を示す図であ
る。FIG. 4 is a diagram showing another example of performing an adhesive leveling step.
【図５】従来のバンプを有するベアチップの実装方法の
１例を示す工程図である。FIG. 5 is a process chart showing an example of a conventional bare chip mounting method having bumps.
【図６】図５の各工程の状態を示す図である。FIG. 6 is a diagram showing a state of each step of FIG.
１ 接着剤塗布工程 ２ ベアチップ実装工程 １０ 基板 １１ ベアチップ実装予定領域 １２ 接着剤 １２Ａ ならされた接着剤 １２Ａａ 平坦で比較的広い面積Ｓ1 を有する上面 １２Ｂ 押し拡がった接着剤 １２Ｃ 熱硬化された接着剤 １３ パッド １４ ベアチップ １４ａ 下面 １５ ボンディングツール １６ バンプ ２０ 接着剤ならし工程 ３０ 治具 ３２ ノズル ３３ 空気DESCRIPTION OF SYMBOLS 1 Adhesive applying step 2 Bare chip mounting step 10 Substrate 11 Bare chip mounting area 12 Adhesive 12A Leveled adhesive 12Aa Flat upper surface 12B having a relatively large area S 1 Spreading adhesive 12C Heat cured adhesive 13 pad 14 bare chip 14a lower surface 15 bonding tool 16 bump 20 adhesive leveling process 30 jig 32 nozzle 33 air
Claims (2)
り基板に接着して該バンプを該基板上のパッドに当接さ
せて実装する方法において、 該基板（１０）上のベアチップ実装予定領域（１１）に
盛り上がって塗布された接着剤（１２）を、拡げて平ら
にならす接着剤ならし工程（２０）を有し、 平らにならされた接着剤（１２Ａ）上に上記ベアチップ
（１４）を押し付けて実装する構成としたことを特徴と
するバンプを有するベアチップの実装方法。1. A bare chip mounting area (11) on a substrate (10), comprising: mounting a bare chip having bumps on a substrate with an adhesive and bringing the bumps into contact with pads on the substrate. There is an adhesive leveling step (20) for spreading and leveling the adhesive (12) raised and applied to the bare chip (14) by pressing the bare chip (14) on the leveled adhesive (12A). A method of mounting a bare chip having bumps, which is characterized in that it is mounted.
れた接着剤（１２）を覆う形状のノズル（３２）によっ
て該塗布された接着剤（１２）を覆った状態で、ガス
（３３）を吹き付けて行う構成としたことを特徴とする
バンプを有するベアチップの実装方法。2. The adhesive smoothing step according to claim 1, wherein the applied adhesive (12) is covered with a gas (32) by a nozzle (32) having a shape to cover the applied adhesive (12). 33) A method of mounting a bare chip having bumps, characterized in that it is configured by spraying.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18486291A JP3131246B2 (en) | 1991-07-24 | 1991-07-24 | Mounting method of bare chip having bump |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18486291A JP3131246B2 (en) | 1991-07-24 | 1991-07-24 | Mounting method of bare chip having bump |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH0529392A true JPH0529392A (en) | 1993-02-05 |
| JP3131246B2 JP3131246B2 (en) | 2001-01-31 |
Family
ID=16160611
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP18486291A Expired - Fee Related JP3131246B2 (en) | 1991-07-24 | 1991-07-24 | Mounting method of bare chip having bump |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3131246B2 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1998030073A1 (en) * | 1996-12-27 | 1998-07-09 | Matsushita Electric Industrial Co., Ltd. | Method and device for mounting electronic component on circuit board |
-
1991
- 1991-07-24 JP JP18486291A patent/JP3131246B2/en not_active Expired - Fee Related
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1998030073A1 (en) * | 1996-12-27 | 1998-07-09 | Matsushita Electric Industrial Co., Ltd. | Method and device for mounting electronic component on circuit board |
| US6981317B1 (en) | 1996-12-27 | 2006-01-03 | Matsushita Electric Industrial Co., Ltd. | Method and device for mounting electronic component on circuit board |
Also Published As
| Publication number | Publication date |
|---|---|
| JP3131246B2 (en) | 2001-01-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5813115A (en) | Method of mounting a semiconductor chip on a wiring substrate | |
| US20070281395A1 (en) | Method and system for fabricating a semiconductor device | |
| US6000127A (en) | Electronic parts mounting method | |
| JPH07240435A (en) | Manufacture of semiconductor package, mounting of semiconductor, and semiconductor mounting equipment | |
| US5858149A (en) | Process for bonding semiconductor chip | |
| JPH1032307A (en) | Semiconductor device and its manufacturing method | |
| JPH0997816A (en) | Mounting method and mounting structure of semiconductor device | |
| JP2793766B2 (en) | Conductive paste transfer method | |
| JPH0529392A (en) | Mounting method for bare chip with bump | |
| JPH0231437A (en) | Method for packaging semiconductor chip | |
| JP3026204B1 (en) | Bare chip mounting method | |
| JP3014577B2 (en) | Method for manufacturing semiconductor device | |
| EP0714553B1 (en) | Method of forming electrically conductive polymer interconnects on electrical substrates | |
| KR100936781B1 (en) | Flip chip bonding apparatus and bonding method using the same | |
| KR100306116B1 (en) | Direct attach bonding method of semiconductor bare chip | |
| US5899375A (en) | Bump bonder with a discard bonding area | |
| JPH07326642A (en) | Bonding head structure | |
| JP2812304B2 (en) | Repair method for flip-chip type semiconductor device | |
| JPS6313337A (en) | Process of mounting semiconductor element | |
| JPH1098077A (en) | Production of semiconductor device | |
| JPH11204572A (en) | Mounting structure of semiconductor device and manufacture thereof | |
| JP3235192B2 (en) | Wiring board connection method | |
| JP3445687B2 (en) | Mounting method of semiconductor chip | |
| JP2001015557A (en) | Semiconductor device and manufacture thereof | |
| JPH10125724A (en) | Bonding of flip chip |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20001107 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081117 Year of fee payment: 8 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081117 Year of fee payment: 8 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091117 Year of fee payment: 9 |
|
| LAPS | Cancellation because of no payment of annual fees |