JPH05292068A - Signal switching system - Google Patents

Signal switching system

Info

Publication number
JPH05292068A
JPH05292068A JP4184309A JP18430992A JPH05292068A JP H05292068 A JPH05292068 A JP H05292068A JP 4184309 A JP4184309 A JP 4184309A JP 18430992 A JP18430992 A JP 18430992A JP H05292068 A JPH05292068 A JP H05292068A
Authority
JP
Japan
Prior art keywords
signal
selection
unit
monitoring
error
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP4184309A
Other languages
Japanese (ja)
Inventor
Masahiko Usami
政彦 宇佐美
Akiyoshi Oikawa
昭芳 及川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
NEC Miyagi Ltd
Original Assignee
NEC Corp
NEC Miyagi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, NEC Miyagi Ltd filed Critical NEC Corp
Priority to JP4184309A priority Critical patent/JPH05292068A/en
Publication of JPH05292068A publication Critical patent/JPH05292068A/en
Pending legal-status Critical Current

Links

Landscapes

  • Hardware Redundancy (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)

Abstract

PURPOSE:To prevent an error from being generated in a postselection signal even when the error is generated in an input signal. CONSTITUTION:The system is provided with signal monitoring sections 101 and 102 detecting errors in input signal a1 and a2 having the same contents in two systems a selection logic section 103 having the selection logic by receiving monitoring result information b1, b2, delay sections 201, 202 outputting delay signals a4 and a5 delayed by time from the error detection to the error selection in a signal monitoring unit time and a selection section 104 selecting normal signals from the delay signals a4 and a5 by means of a selective signal (c) to be outputted as the postselection signal a6.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、同期デジタル信号のデ
ジタル多重化装置内の信頼性を向上させるために、冗長
系を取り扱っている装置において、信号通過経路を2系
統以上有する装置の信号切替方式に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a signal switching of a device having two or more signal passage paths in a device handling a redundant system in order to improve reliability in a digital multiplexing device of a synchronous digital signal. Regarding the scheme.

【0002】[0002]

【従来の技術】従来の信号切替方式は、図3に示すよう
に、2本の入力信号a1,a2を監視する信号監視部1
01,102、選択論理部103、そして入力信号a
1,a2を選択する信号選択部104とを備えている。
信号監視部101,102からは監視結果情報b1,b
2が、選択論理部103からは選択信号cが、信号選択
部104からは入力信号a1,a2の選択後の選択後信
号a3がそれぞれ出力される。
2. Description of the Related Art A conventional signal switching system, as shown in FIG. 3, is a signal monitoring section 1 for monitoring two input signals a1 and a2.
01 and 102, the selection logic unit 103, and the input signal a
And a signal selection unit 104 that selects 1, a2.
Monitoring result information b1 and b from the signal monitoring units 101 and 102
2, a selection signal c is output from the selection logic unit 103, and a post-selection signal a3 after selection of the input signals a1 and a2 is output from the signal selection unit 104.

【0003】通常、装置の信頼性向上のため、上述した
2系統以上の同一信号処理系が、装置内に存在する。そ
して、装置の出力として1つの信号に絞り込む装置にお
いて、信号の絞り込みを行う場合、通常次の手順によっ
て行われる。図4は、この手順のタイムチャートであ
り、入力信号a1,a2は、信号監視単位α,β,γご
とに、信号誤り監視情報k1,k2,k3を設け、各信
号監視部101,102が、この入力状態を周期的に監
視している。初期状態において入力信号a1が選択され
る場合を仮定する。信号監視単位βにおいて入力信号a
1に異常が発生すると、信号監視部101において入力
信号a1の異常が図4のウ点で検出され、この異常は監
視結果情報b1として選択論理部103に知らされる。
選択論理部103はこの監視結果情報b1,b2を受け
て、内部に備える論理部分によって選択信号cを図4の
エ点において出力する。選択信号cを受けた選択部10
4は、入力信号a1,a2の選択をエ点において行い、
どちらか一方を選択後信号a3として出力する。
Usually, in order to improve the reliability of the apparatus, two or more identical signal processing systems described above are present in the apparatus. Then, in a device that narrows down to one signal as an output of the device, when the signal is narrowed down, it is usually performed by the following procedure. FIG. 4 is a time chart of this procedure. The input signals a1 and a2 are provided with signal error monitoring information k1, k2, and k3 for each signal monitoring unit α, β, and γ, and the signal monitoring units 101 and 102 are provided. , This input condition is monitored periodically. It is assumed that the input signal a1 is selected in the initial state. Input signal a in signal monitoring unit β
When an abnormality occurs in No. 1, the signal monitoring unit 101 detects an abnormality in the input signal a1 at the point c in FIG. 4, and this abnormality is notified to the selection logic unit 103 as the monitoring result information b1.
The selection logic unit 103 receives the monitoring result information b1 and b2 and outputs the selection signal c at the point of FIG. Selector 10 receiving selection signal c
4 selects input signals a1 and a2 at point E,
Either one is output as the signal a3 after selection.

【0004】[0004]

【発明が解決しようとする課題】上述した従来方式によ
って信号を選択する場合、信号誤りが発生した信号監視
単位βの信号は、データ21として選択後信号a3に含
まれ、選択部104を通過してしまい、切替られたデー
タ22から入力信号a2が、選択後信号a3となり信号
誤りの防止にならないという問題がある。また、信号誤
りの検出まで、すなわち監視結果情報b1の発生から選
択信号cの発生までに一定時間(図4のウ点からエ点ま
での時間)が必要となる。このため上記とともに、信号
誤りが発生してから、信号切替が起こるまでの間には、
装置内の信号に誤りが必ず発生するという問題がある。
When selecting a signal by the above-mentioned conventional method, the signal of the signal monitoring unit β in which a signal error has occurred is included in the post-selection signal a3 as the data 21 and passes through the selection unit 104. Therefore, there is a problem that the input signal a2 becomes the post-selection signal a3 from the switched data 22 and the signal error cannot be prevented. Further, a certain time (time from point c to point d in FIG. 4) is required until a signal error is detected, that is, from generation of the monitoring result information b1 to generation of the selection signal c. Therefore, in addition to the above, between the occurrence of a signal error and the signal switching,
There is a problem that an error always occurs in the signal in the device.

【0005】本発明は、上記問題点にかんがみなされた
もので、入力信号に誤りが発生している場合でも、選択
後信号にはこの誤りが現れない信号切替方式の提供を目
的とする。
The present invention has been made in view of the above problems, and an object thereof is to provide a signal switching system in which even if an error occurs in an input signal, this error does not appear in the selected signal.

【0006】[0006]

【課題を解決するための手段】上記目的を達成するため
本発明は、複数系統において伝送される同一内容の入力
信号を、各系統ごとに監視して誤りを検出する信号監視
部と、上記信号監視部から出力する監視結果情報を受
け、上記入力信号の選択論理を組む選択論理部と、各系
統ごとの上記入力信号を所定時間だけ遅延させ、遅延信
号を出力する遅延部と、上記選択論理部の出力した選択
論理によって、上記遅延部から出力された各系統の上記
遅延信号のうちから正常信号を選択し、選択後信号とし
て上記遅延信号を出力する選択部とを備える構成として
あり、必要に応じ、上記複数系統を2系統とし、上記信
号監視部と上記遅延部とを2系統のそれぞれに備え、上
記遅延部における所定時間を、少なくとも、上記入力信
号を監視する上記信号監視部の信号監視単位時間に、誤
り検出から選択までの時間を加えた時間とした構成とし
てある。
In order to achieve the above object, the present invention provides a signal monitoring section for monitoring an input signal of the same content transmitted in a plurality of systems for each system and detecting an error, and the above signal. A selection logic unit that receives the monitoring result information output from the monitoring unit and forms a selection logic of the input signal, a delay unit that delays the input signal for each system by a predetermined time, and outputs a delay signal, and the selection logic. A normal signal is selected from the delay signals of each system output from the delay unit according to the selection logic output from the delay unit, and a selection unit that outputs the delay signal as a post-selection signal is required. According to the above, the plurality of systems are provided as two systems, the signal monitoring unit and the delay unit are provided for each of the two systems, and the signal for monitoring the input signal for at least a predetermined time in the delay unit is provided. The signal monitoring unit time monitor, it is constituted that the time obtained by adding the time to select from the error detection.

【0007】[0007]

【作用】上記のように構成した本発明においては、ある
系統の入力信号に誤りが発生すると、信号監視部選択論
理部選択部によって正常な信号が選択され出力される。
また、この入力信号は遅延部によって所定時間遅延され
るので、誤りが選択後の信号に含まれない。
In the present invention configured as described above, when an error occurs in an input signal of a certain system, a normal signal is selected and output by the signal monitoring unit selection logic unit selection unit.
Moreover, since this input signal is delayed by the delay unit for a predetermined time, an error is not included in the selected signal.

【0008】[0008]

【実施例】以下、本発明の一実施例を図1と図2に基づ
いて説明する。図1は、本実施例の信号切替方式の構成
図であり、図2はそのタイムチャートである。この信号
切替方式は、従来の方式に比べ入力信号a1,a2から
選択部104までの間に遅延部201,202をそれぞ
れ備え、遅延部201,202からは、遅延した遅延信
号a4,a5が選択部104へ出力される。したがっ
て、信号監視部101,102、選択論理部103、選
択部104などは、従来例と同様に備えられる。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS An embodiment of the present invention will be described below with reference to FIGS. FIG. 1 is a block diagram of the signal switching system of this embodiment, and FIG. 2 is a time chart thereof. This signal switching system includes delay units 201 and 202 between the input signals a1 and a2 and the selection unit 104, respectively, as compared with the conventional system, and the delayed units a4 and a5 are selected from the delay units 201 and 202. It is output to the unit 104. Therefore, the signal monitoring units 101 and 102, the selection logic unit 103, the selection unit 104, and the like are provided as in the conventional example.

【0009】次に、図2のタイムチャートによって、こ
の手順を説明する。入力信号a1,a2は、信号監視単
位α,β,γごとに、信号誤り監視情報k1,k2,k
3を設け、各信号監視部101,102が、この入力状
態を周期的に監視している。ここで、初期状態において
入力信号a1が選択される場合を仮定する。信号監視単
位βにおいて、入力信号a1に異常が発生すると、図2
のア点で信号監視部101がこの異常を検出する。信号
監視部101は、監視結果情報b1によって、この異常
を選択論理部103へ知らせる。他方の信号監視部10
2からは、異常なしの監視結果情報b2が選択論理部1
03へ知らされる。
Next, this procedure will be described with reference to the time chart of FIG. The input signals a1 and a2 are signal error monitoring information k1, k2, k for each signal monitoring unit α, β, γ.
3, the signal monitoring units 101 and 102 periodically monitor this input state. Here, it is assumed that the input signal a1 is selected in the initial state. When an abnormality occurs in the input signal a1 in the signal monitoring unit β,
At point A, the signal monitoring unit 101 detects this abnormality. The signal monitoring unit 101 notifies the selection logic unit 103 of this abnormality by the monitoring result information b1. The other signal monitoring unit 10
From No. 2, the monitoring result information b2 without abnormality is the selection logic unit 1
Informed to 03.

【0010】選択論理部103は、信号監視部101,
102からの監視結果情報b1,b2を受け、内部の論
理部分によって選択信号cを図2のイ点で出力する。こ
の選択信号cを受けた選択部104によって、選択後信
号a6は、データ11からデータ12に切り替えられ
る。
The selection logic unit 103 includes a signal monitoring unit 101,
Upon receiving the monitoring result information b1 and b2 from 102, the internal logic portion outputs the selection signal c at point a in FIG. The post-selection signal a6 is switched from the data 11 to the data 12 by the selection unit 104 which has received the selection signal c.

【0011】ここで、入力信号a1,a2は、信号監視
単位α,β,γの時間に加えて、信号誤り発生から切替
までの時間も含めた長い時間だけ、遅延部201,20
2によって遅延され、遅延信号a4,a5となって選択
部104へ出力されてる。したがって、選択信号cを受
けた選択部104は、遅延信号a5を図2のイ点で選択
しても、データ11には入力信号a1の誤りのある信号
監視単位βは遅延して、遅延信号a4には存在していな
い。そして、選択切替後のデータ12には、誤りの発生
していない遅延信号a5が、選択後信号a6として出力
される。
Here, the input signals a1 and a2 are delayed by the delay units 201 and 20 for a long time including the time from the signal error occurrence to the switching in addition to the time of the signal monitoring units α, β and γ.
It is delayed by 2 and becomes the delayed signals a4 and a5, which are output to the selection unit 104. Therefore, the selecting unit 104, which receives the selection signal c, delays the signal monitoring unit β having an error in the input signal a1 of the data 11 even if the delay signal a5 is selected at the point a in FIG. It does not exist in a4. Then, the delayed signal a5 having no error is output as the post-selection signal a6 to the data 12 after the selection switching.

【0012】[0012]

【発明の効果】以上のように本発明によると、入力信号
を遅延部によって所定時間遅延させるようにしたので、
入力信号に誤りが発生している場合でも、選択後信号に
はこの誤りが現れない。
As described above, according to the present invention, the input signal is delayed by the delay unit for a predetermined time.
Even if an error occurs in the input signal, this error does not appear in the selected signal.

【図面の簡単な説明】[Brief description of drawings]

【図1】本実施例の信号切替方式の構成図。FIG. 1 is a configuration diagram of a signal switching system according to an embodiment.

【図2】同上のタイムチャート。FIG. 2 is a time chart of the above.

【図3】従来例の信号切替方式の構成図。FIG. 3 is a configuration diagram of a conventional signal switching system.

【図4】同上のタイムチャート。FIG. 4 is a time chart of the above.

【符号の説明】[Explanation of symbols]

101,102 信号監視部 103 選択論理部 104 選択部 201,201 遅延部 a1,a2 入力信号 a4,a5 遅延信号 a6 選択後信号 b1,b2 監視結果情報 c 選択信号 101, 102 signal monitoring unit 103 selection logic unit 104 selection unit 201, 201 delay unit a1, a2 input signal a4, a5 delay signal a6 post-selection signal b1, b2 monitoring result information c selection signal

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 複数系統において伝送される同一内容の
入力信号を、各系統ごとに監視して誤りを検出する信号
監視部と、 上記信号監視部から出力する監視結果情報を受け、上記
入力信号の選択論理を組む選択論理部と、 各系統ごとの上記入力信号を所定時間だけ遅延させ、遅
延信号を出力する遅延部と、 上記選択論理部の出力した選択論理によって、上記遅延
部から出力された各系統の上記遅延信号のうちから正常
信号を選択し、選択後信号として上記遅延信号を出力す
る選択部とを備えることを特徴とする信号切替方式。
1. A signal monitoring unit for monitoring an input signal of the same content transmitted in a plurality of systems for each system to detect an error, and monitoring result information output from the signal monitoring unit, and receiving the input signal. Output from the delay unit by a selection logic unit that forms the selection logic of the above, a delay unit that delays the input signal for each system by a predetermined time and outputs a delayed signal, and a selection logic output by the selection logic unit. A signal switching system, comprising: a normal signal from the delayed signals of the respective systems, and a selection unit that outputs the delayed signal as a signal after selection.
【請求項2】 上記複数系統を2系統とし、 上記信号監視部と上記遅延部とを2系統のそれぞれに備
え、 上記遅延部における所定時間を、 少なくとも、上記入力信号を監視する上記信号監視部の
信号監視単位時間に、誤り検出から選択までの時間を加
えた時間としたことを特徴とする請求項1に記載した信
号切替方式。
2. The signal monitoring unit, wherein the plurality of systems are two systems, the signal monitoring unit and the delay unit are provided in each of the two systems, and a predetermined time in the delay unit is monitored at least for the input signal. 2. The signal switching system according to claim 1, wherein the signal monitoring unit time is added with the time from error detection to selection.
JP4184309A 1992-04-14 1992-04-14 Signal switching system Pending JPH05292068A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4184309A JPH05292068A (en) 1992-04-14 1992-04-14 Signal switching system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4184309A JPH05292068A (en) 1992-04-14 1992-04-14 Signal switching system

Publications (1)

Publication Number Publication Date
JPH05292068A true JPH05292068A (en) 1993-11-05

Family

ID=16151087

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4184309A Pending JPH05292068A (en) 1992-04-14 1992-04-14 Signal switching system

Country Status (1)

Country Link
JP (1) JPH05292068A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0735770A2 (en) * 1995-03-31 1996-10-02 Sony Corporation Signal processing apparatus

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0735770A2 (en) * 1995-03-31 1996-10-02 Sony Corporation Signal processing apparatus
EP0735770A3 (en) * 1995-03-31 1997-05-02 Sony Corp Signal processing apparatus

Similar Documents

Publication Publication Date Title
JPH05292068A (en) Signal switching system
JPH04299429A (en) Fault monitoring system for multiporcessor system
JP2518517B2 (en) Communication bus monitoring device
JPH05204692A (en) Failure detecting/separating system for information processor
JPH05235887A (en) Uninterruptible clock changeover device
JP2624210B2 (en) In-device monitoring circuit
JP3343904B2 (en) Transmission line switching system
JP2677200B2 (en) Normal system immediate selection circuit
JPH10222386A (en) Parity error detection system
JPH10262098A (en) Line protection system
JPH0198034A (en) Multiplex redundant system circuit
JPH0556022A (en) Transmission line switching circuit
KR100247033B1 (en) Apparatus for detecting of data communication channel clock fail in sdh transmission system
JP3160927B2 (en) Loop test circuit
JP2606160B2 (en) Failure detection method for parity check circuit
JP2591110B2 (en) Signal switching method
JPH08149114A (en) Data receiver
JPH0454042A (en) Transmission signal management system
JPH02166846A (en) Multiframe detecting circuit
JPS58123255A (en) Detection system for fault position of single loop transmission system
JPH05158820A (en) Bus controlling system
JPH01217664A (en) Fault detecting system for multiprocessor system
JPH06161911A (en) Data transfer system
JPH05176017A (en) Redundant system switching system in digital transmission system
JPS6149539A (en) Confirmation system for node connection order