JPH04180670A - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JPH04180670A
JPH04180670A JP30973890A JP30973890A JPH04180670A JP H04180670 A JPH04180670 A JP H04180670A JP 30973890 A JP30973890 A JP 30973890A JP 30973890 A JP30973890 A JP 30973890A JP H04180670 A JPH04180670 A JP H04180670A
Authority
JP
Japan
Prior art keywords
nitride film
polycrystalline silicon
silicon
transistor
silicon nitride
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP30973890A
Other languages
Japanese (ja)
Inventor
Yoshiichi Saito
斎藤 由一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Yamagata Ltd
Original Assignee
NEC Yamagata Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Yamagata Ltd filed Critical NEC Yamagata Ltd
Priority to JP30973890A priority Critical patent/JPH04180670A/en
Publication of JPH04180670A publication Critical patent/JPH04180670A/en
Pending legal-status Critical Current

Links

Landscapes

  • Semiconductor Integrated Circuits (AREA)
  • Bipolar Integrated Circuits (AREA)

Abstract

PURPOSE:To enhance reliability by a method wherein the surface of the emitter region and the base region of a transistor is covered with a silicon nitride film and a polycrystalline silicon resistance and a Zener diode which have been formed on them are covered with a nitride film. CONSTITUTION:The whole surface of a silicon oxide film 4 formed on a transistor structure by a collector 1, a base 2 and an emitter 3 is covered with a silicon nitride film 5. In addition, a silicon oxide film 6 is formed at the outside of the base region of the transistor; a polycrystalline silicon film is formed on it; boron is implanted; and a polycrystalline silicon resistance 7 is formed. Then, the resistance 7 is heat-treated and oxidized; after that, a silicon nitride film 8 is formed again; and the resistance 7 is covered. Thereby, immediately after the emitter 3, the base 2 and the like, i.e., the most important regions of the transistor have been formed, they are protected by the film 5. As a result, it is possible to prevent a contamination which creeps until additional elements such as the resistance 7, a Zener diode and the like are formed, and reliability is enhanced.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は半導体装置に関し、特に抵抗内蔵モノリシック
トランジスタ、更に詳しくは耐湿性の点で極めて高信頼
度を達成できる半導体装置に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a semiconductor device, and more particularly to a monolithic transistor with a built-in resistor, and more particularly to a semiconductor device that can achieve extremely high reliability in terms of moisture resistance.

〔従来の技術〕[Conventional technology]

従来、この種の半導体装置は、第3図の如く、減圧気相
成長法にて成長させた一層のシリコン窒化膜5によって
、エミッタ3あるいはベース2という能動素子領域を外
部からのイオンや水分から守るために被覆し、また同時
に多結晶シリコン抵抗7の抵抗値が水素イオン等によっ
て変化するのを防ぐ目的で、多結晶シリコン抵抗を前記
シリコン窒化膜によって被覆した構造となっていた。
Conventionally, in this type of semiconductor device, as shown in FIG. 3, an active element region called an emitter 3 or a base 2 is protected from external ions and moisture by a single layer of silicon nitride film 5 grown by low pressure vapor phase growth. The structure is such that the polycrystalline silicon resistor 7 is coated with the silicon nitride film to protect the resistor 7 and to prevent the resistance value of the polycrystalline silicon resistor 7 from changing due to hydrogen ions or the like.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

上述した従来の半導体装置は、第3図に示した構造上多
結晶シリコン抵抗を形成し、パターニングしたあとでな
ければシリコン窒化膜によって被覆することができない
、このため、最も大切なエミッタあるいはベースという
能動素子領域を多結晶シリコンを形成するまでの間、外
部からのイオン等の汚染源から保護することができない
という欠点がある。
Due to the structure shown in Figure 3, the conventional semiconductor device described above forms a polycrystalline silicon resistor and can only be covered with a silicon nitride film after patterning.For this reason, the most important emitter or base is A drawback is that the active element region cannot be protected from external contamination sources such as ions until the polycrystalline silicon is formed.

本発明の目的は、多結晶シリコン抵抗やツェナーダイオ
ードを内蔵するトランジスタにおいて、付加素子を形成
するまでの間に先に形成した重要な領域を汚染源から守
ることができ、かつ付加素子の保護もでき、信頼性の向
上した半導体装置を提供することにある。
An object of the present invention is to protect an important region formed before forming an additional element from a source of contamination in a transistor incorporating a polycrystalline silicon resistor or a Zener diode, and also to protect the additional element. The object of the present invention is to provide a semiconductor device with improved reliability.

〔課題を解決するための手段〕[Means to solve the problem]

本発明の半導体装置は、エミッタやベースなどの能動素
子部分を被覆するための第1のシリコン窒化膜と、多結
晶シリコンを用いた抵抗やツェナーダイオード等の付加
素子部分を被覆するための第2のシリコン窒化膜とを有
している。
The semiconductor device of the present invention includes a first silicon nitride film for covering active element parts such as an emitter and a base, and a second silicon nitride film for covering additional element parts such as resistors and Zener diodes using polycrystalline silicon. It has a silicon nitride film.

〔実施例〕〔Example〕

次に、本発明について図面を参照して説明する。第1図
は本発明の一実施例の縦断面図である。
Next, the present invention will be explained with reference to the drawings. FIG. 1 is a longitudinal sectional view of an embodiment of the present invention.

第1図に示すように、コレクタ1.ベース2゜エミッタ
3のトランジスタ構造の上に形成された第1のシリコン
酸化膜の全面を約1000Aの厚さの減圧気相成長法に
より形成した第1のシリコン窒化膜5によって被覆する
。さらに、トランジスタのベース領域の外側に約500
0Aの第2のシリコン酸化膜を形成し、その上に約40
0OAの多結晶シリコン膜を形成し、通常のイオン注入
法によりホウ素を注入し、しかるのち通常のりソグラフ
ィ法によって多結晶シリコン抵抗7を形成する。さらに
、その多結晶シリコン抵抗7を熱処理によって酸化した
のち、再び減圧気相成長法により約1000Aの第2の
シリコン窒化膜8によって多結晶シリコン抵抗7を被覆
する。その後、外部と電気的導通をとるためのコンタク
ト孔を開け、アルミニウム膜9によって電極を形成する
As shown in FIG. The entire surface of the first silicon oxide film formed on the base 2° emitter 3 transistor structure is covered with a first silicon nitride film 5 having a thickness of about 1000 Å formed by low pressure vapor phase epitaxy. In addition, approximately 500 mm outside the base region of the transistor
A second silicon oxide film of 0A is formed, and a thickness of about 40A is formed on it.
A polycrystalline silicon film of 0OA is formed, boron is implanted by a normal ion implantation method, and then a polycrystalline silicon resistor 7 is formed by a normal lamination lithography method. Furthermore, after the polycrystalline silicon resistor 7 is oxidized by heat treatment, the polycrystalline silicon resistor 7 is again covered with a second silicon nitride film 8 of approximately 1000A by low pressure vapor phase growth. Thereafter, a contact hole is made for establishing electrical continuity with the outside, and an electrode is formed using the aluminum film 9.

最後に、プラズマ気相成長法によって形成した、約50
00Aの第3のシリコン窒化膜10を被覆し、表面を保
護する構造としている。
Finally, about 50
A third silicon nitride film 10 of 00A is coated to protect the surface.

本構造によって、トランジスタの最重要領域であるエミ
ッタ3やベース2などの能動素子部表面を、それらを形
成した直後に、第1のシリコン9化膜5によって保護す
ることができ、重要部分を外部の汚染源から守ることが
できる。また、第2のシリコン窒化膜によって、多結晶
シリコン抵抗がプラズマ気相成長中に発生する水素イオ
ン等によって抵抗値が変動するのを防止することができ
る。
With this structure, the surfaces of active elements such as the emitter 3 and base 2, which are the most important regions of the transistor, can be protected by the first silicon 9ide film 5 immediately after they are formed, and important parts can be protected from the outside. can be protected from sources of pollution. Furthermore, the second silicon nitride film can prevent the resistance value of the polycrystalline silicon resistor from varying due to hydrogen ions and the like generated during plasma vapor deposition.

第2図は本発明の他の実施例の縦断面図である0本実施
例では、多結晶シリ°コンによるツェナーダイオード1
1を第2のシリコン窒化膜8によって被覆した構造であ
る。この実施例では、ツェナーダイオードの耐圧値の変
動を防止できる利点がある。
FIG. 2 is a vertical cross-sectional view of another embodiment of the present invention. In this embodiment, a Zener diode 1 made of polycrystalline silicon is used.
1 is covered with a second silicon nitride film 8. This embodiment has the advantage of being able to prevent variations in the withstand voltage value of the Zener diode.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明は、トランジスタの信頼性上
量も重要なエミッタやベース領域を、それらを形成した
直後に、第1のシリコン窒化膜によって被覆するため、
その後に多結晶シリコン抵抗やツェナーダイオードなど
の付加素子を形成するまでの間に外部から浸入するイオ
ンなどの汚染源から守ることができ、半導体装置の信頼
性を向上できる効果がある。
As explained above, the present invention covers the emitter and base regions, which are important in terms of transistor reliability, with the first silicon nitride film immediately after forming them.
Until additional elements such as polycrystalline silicon resistors and Zener diodes are subsequently formed, it is possible to protect the semiconductor device from contamination sources such as ions that enter from the outside, thereby improving the reliability of the semiconductor device.

家な、多結晶シリコン抵抗や多結晶シリコンによるツェ
ナーダイオードを第2のシリコン窒化膜で被覆すること
により、第3のシリコン窒化膜をプラズマ気相成長法で
形成する際の多量の水素イオンから保護し、抵抗値の変
動やツェナーダイオードの耐圧の変動を防止できる効果
がある。
By covering a polycrystalline silicon resistor or a Zener diode made of polycrystalline silicon with a second silicon nitride film, it is protected from a large amount of hydrogen ions when the third silicon nitride film is formed by plasma vapor deposition. However, it has the effect of preventing fluctuations in resistance value and fluctuations in breakdown voltage of the Zener diode.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一実施例の縦断面図、第2図は本発明
の他の実施例の縦断面図、第3図は従来の抵抗内蔵トラ
ンジスタの一例の縦断面図である。 1・・・コレクタ、2・・・ベース、3・・・エミッタ
、4・・・第1のシリコン酸化膜、5・・・第1のシリ
コン窒化膜、6・・・第2のシリコン酸化膜、7・・・
多結晶シリコン抵抗、8・・・第2のシリコン窒化膜、
9・・・アルミニウム膜、10・・・第3のシリコン窒
化膜、11・・・多結晶シリコンによるツェナーダイオ
ード。
FIG. 1 is a vertical cross-sectional view of one embodiment of the present invention, FIG. 2 is a vertical cross-sectional view of another embodiment of the present invention, and FIG. 3 is a vertical cross-sectional view of an example of a conventional transistor with a built-in resistor. DESCRIPTION OF SYMBOLS 1... Collector, 2... Base, 3... Emitter, 4... First silicon oxide film, 5... First silicon nitride film, 6... Second silicon oxide film ,7...
Polycrystalline silicon resistor, 8... second silicon nitride film,
9... Aluminum film, 10... Third silicon nitride film, 11... Zener diode made of polycrystalline silicon.

Claims (1)

【特許請求の範囲】[Claims]  多結晶シリコン抵抗あるいは多結晶シリコンによるツ
ェナーダイオードを内蔵するモノリシックシリコントラ
ンジスタにおいて、トランジスタの少なくともエミッタ
およびベース領域の表面を被覆する第1のシリコン窒化
膜と、それらの上に形成した多結晶シリコン抵抗や多結
晶シリコンによるツェナーダイオードを被覆する第2の
シリコン窒化膜とを有することを特徴とする半導体装置
A monolithic silicon transistor incorporating a polycrystalline silicon resistor or a Zener diode made of polycrystalline silicon includes a first silicon nitride film covering at least the surfaces of the emitter and base regions of the transistor, and a polycrystalline silicon resistor or a polycrystalline silicon resistor formed thereon. A semiconductor device comprising: a second silicon nitride film covering a Zener diode made of polycrystalline silicon.
JP30973890A 1990-11-15 1990-11-15 Semiconductor device Pending JPH04180670A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP30973890A JPH04180670A (en) 1990-11-15 1990-11-15 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP30973890A JPH04180670A (en) 1990-11-15 1990-11-15 Semiconductor device

Publications (1)

Publication Number Publication Date
JPH04180670A true JPH04180670A (en) 1992-06-26

Family

ID=17996708

Family Applications (1)

Application Number Title Priority Date Filing Date
JP30973890A Pending JPH04180670A (en) 1990-11-15 1990-11-15 Semiconductor device

Country Status (1)

Country Link
JP (1) JPH04180670A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001127167A (en) * 1999-10-28 2001-05-11 Mitsumi Electric Co Ltd Semiconductor device
JP2006108543A (en) * 2004-10-08 2006-04-20 Matsushita Electric Ind Co Ltd Semiconductor device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001127167A (en) * 1999-10-28 2001-05-11 Mitsumi Electric Co Ltd Semiconductor device
JP2006108543A (en) * 2004-10-08 2006-04-20 Matsushita Electric Ind Co Ltd Semiconductor device

Similar Documents

Publication Publication Date Title
CA1093703A (en) Bipolar transistors and method of manufacturing the same
US5480816A (en) Method of fabricating a bipolar transistor having a link base
JP2001284605A (en) Schottky diode
JPH04180670A (en) Semiconductor device
US6140194A (en) Method relating to the manufacture of a semiconductor component
US4786961A (en) Bipolar transistor with transient suppressor
US6404039B1 (en) Semiconductor device with intrinsic base diffusion layer, extrinsic base diffusion layer, and common base diffusion
JPS6292360A (en) Complementary type semiconductor device
JP3255698B2 (en) High stability Zener diode
JPS61150376A (en) Semiconductor device
JP2904545B2 (en) High breakdown voltage planar semiconductor device and method of manufacturing the same
US4905070A (en) Semiconductor device exhibiting no degradation of low current gain
JPH0324056B2 (en)
JP3223514B2 (en) Semiconductor device
JPH0387072A (en) Semiconductor device
JPH0621479A (en) Semiconductor device and fabrication thereof
JPH09181335A (en) Semiconductor device
JPS6156458A (en) Semiconductor device
JPH09260588A (en) Semiconductor device
JPS61251083A (en) Semiconductor device
JPS63177454A (en) Manufacture of semiconductor device
JPH09181336A (en) Semiconductor device
JPS5934638A (en) Semiconductor device
JPS6226580B2 (en)
JPH07312428A (en) Zener diode