JPH0392783A - Radar signal processor - Google Patents
Radar signal processorInfo
- Publication number
- JPH0392783A JPH0392783A JP1230805A JP23080589A JPH0392783A JP H0392783 A JPH0392783 A JP H0392783A JP 1230805 A JP1230805 A JP 1230805A JP 23080589 A JP23080589 A JP 23080589A JP H0392783 A JPH0392783 A JP H0392783A
- Authority
- JP
- Japan
- Prior art keywords
- threshold
- clutter
- area
- radar signal
- radar
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000001514 detection method Methods 0.000 claims abstract description 22
- 230000007613 environmental effect Effects 0.000 abstract description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
Landscapes
- Radar Systems Or Details Thereof (AREA)
Abstract
Description
【発明の詳細な説明】
〔産業上の利用分野〕
本発明はレーダ信号処理装置に関し、特にレーダ覆域を
小領域に分割し、この小領域単位で目標検出のしきい値
制御を行なうことにより目標を検出する目標検出装置を
備えたレーダ信号処理装置に関する。[Detailed Description of the Invention] [Field of Industrial Application] The present invention relates to a radar signal processing device, and in particular, the present invention relates to a radar signal processing device that divides a radar coverage area into small areas and performs target detection threshold control for each small area. The present invention relates to a radar signal processing device including a target detection device that detects a target.
従来、この種の目標検出のためのレーダ信号処理装置で
は、処理単位である小領域の大きさはレーダ覆域の全域
にわたり、距離方向,方位方向及び高度方向にそれぞれ
一様な単位で分割され、この小領域単位でしきい値制御
のためのしきい値記憶回路をレーダ覆域全域に対して保
有し、しきい値制御もこの小領域単位で行なっていた。Conventionally, in this type of radar signal processing device for target detection, the size of a small area that is a processing unit is divided into uniform units in the distance direction, azimuth direction, and altitude direction over the entire radar coverage area. A threshold storage circuit for threshold control in units of this small area is provided for the entire radar coverage area, and threshold control is also performed in units of this small area.
上述した従来のレーダ信号処理装置の目標検出処理では
、目標検出のためのしきい値は、小領域内では同一値で
ある。このように、小領域内でしきい値が同一値である
と、小領域内に目標としての航空機とその他の対象、た
とえばグランド・クラッタ、ウェザ・クラッタ、チャフ
等が同時に存在する場合に次のような問題がある。まず
、レーダ反射信号の振幅の大きさによっては、目標を極
力漏れなく検出するためのしきい値制御を行なうとその
他のクラッタ等も誤目標として検出され、必要な誤目標
警報率が得られない。また一方、誤目標の検出を極力抑
圧するためのしきい値制御を行なうと、目標の検出がで
きなくなり目標検出率が劣化する。In the target detection processing of the conventional radar signal processing device described above, the threshold value for target detection is the same value within a small area. In this way, if the threshold value is the same within a small area, if the target aircraft and other objects such as ground clutter, weather clutter, or chaff exist simultaneously within the small area, the following There is a problem like this. First, depending on the amplitude of the radar reflection signal, if threshold control is performed to detect as many targets as possible, other clutter may also be detected as false targets, making it impossible to obtain the necessary false target alarm rate. . On the other hand, if threshold control is performed to suppress detection of erroneous targets as much as possible, the target cannot be detected and the target detection rate deteriorates.
この欠点を補うためには更に小領域の大きさを小さくす
ることにより、目標検出基準の制御を細分化し、目標検
出率および誤目標警報率の改善ができるが、レーダ覆域
全域にわたり均一に細分化したのでは、しきい値記憶回
路の容量が比例して大規模となる欠点があり、又クラッ
タ領域とクラッタフリー領域の2区分では、目標検出率
及び誤目標警報率の両方を同時に改善するには限度があ
るという欠点がある。To compensate for this drawback, by further reducing the size of the small area, it is possible to subdivide control of the target detection criteria and improve the target detection rate and false target alarm rate, but it is possible to improve the target detection rate and false target alarm rate. However, the capacity of the threshold storage circuit becomes proportionally large, and the two divisions of the clutter region and clutter-free region improve both the target detection rate and the false target alarm rate at the same time. has the disadvantage of having limitations.
本発明のレーダ信号処理装置は、レーダ覆域を距離方向
,方位方向及び高度方向に軸して2次元的又は3次元的
に複数の小領域に分割し、これらの小領域を目標の検出
処理の単位として目標からの反射によるレーダ信号の振
幅値に対し小領域単位で目標検出のためのしきい値制御
を行ない、レーダ信号の振幅値がしきい値をこえたとき
に目標があったと判定するレーダ信号処理装置において
、レーダ信号を受けてレーダ覆域をクラッタ領域とクラ
ッタフリー領域ならびに不確定領域とに区分けするクラ
ッタ領域識別回路と、前記小領域の単位で所要の目標検
出率と誤目標警報率とを得るためのしきい値を決定する
しきい値決定回路と、次のレーダ走査周期においてその
しきい値を読み出すために前記しきい値決定回路で決定
されたしきい値を記憶するしきい値記憶回路と、このし
きい値記憶回路から読み出したしきい値とレーダ信号の
振幅値とを比較しレーダ信号の振幅がしきい値より大き
いときに目標があったと判定する振幅比較回路とを有し
、前記しきい値決定回路は前記クラッタ領域識別回路の
判定によりクラッタ領域における小領域の広さをクラッ
タフリー領域における小領域の広さより小さくし、また
不確定領域はクラッタ領域における広さより大きくかつ
クラッタフリー領域における小領域の広さより小さく1
〜て各小領域ごとにしきい値を決定する構成を有する。The radar signal processing device of the present invention divides the radar coverage into a plurality of small areas two-dimensionally or three-dimensionally along the distance, azimuth, and altitude directions, and performs target detection processing on these small areas. Threshold control is performed for target detection in small area units on the amplitude value of the radar signal reflected from the target, and it is determined that there is a target when the amplitude value of the radar signal exceeds the threshold value. The radar signal processing device includes a clutter area identification circuit that receives the radar signal and divides the radar coverage area into a clutter area, a clutter-free area, and an uncertain area, and a clutter area identification circuit that determines the required target detection rate and false target in units of the small area. a threshold determining circuit for determining a threshold for obtaining an alarm rate; and storing the threshold determined by the threshold determining circuit in order to read out the threshold in the next radar scanning cycle. a threshold value storage circuit; and an amplitude comparison circuit that compares the threshold value read from the threshold value storage circuit with the amplitude value of the radar signal and determines that there is a target when the amplitude of the radar signal is greater than the threshold value. The threshold determining circuit makes the size of the small area in the clutter area smaller than the size of the small area in the clutter-free area based on the judgment of the clutter area identification circuit, and the uncertain area is configured to 1 and smaller than the width of the small area in the clutter-free area.
The threshold value is determined for each small area using .
5一 〔実施例〕 次に、本発明について図面を参照して説明する。5-1 〔Example〕 Next, the present invention will be explained with reference to the drawings.
第1図は、本発明の一実施例のブロック図である。しき
い値判定回路1は指定された大きさの小領域単位でしき
い値を決定する回路、クラッタ領1ユ
域判定回路2はクラッタ領域VA対してクラッタ指標を
出力する回路、しきい値記憶回路3は次のレーダ走査周
期までしきい値を記憶保持する回路、振幅比較回路4は
レーダ信号5としきい値6とを比較し、目標の有無を判
定する回路である。FIG. 1 is a block diagram of one embodiment of the present invention. Threshold determination circuit 1 is a circuit that determines a threshold value for each small area of a specified size, clutter area 1 area determination circuit 2 is a circuit that outputs a clutter index for clutter area VA, and threshold value storage. The circuit 3 is a circuit that stores and holds the threshold value until the next radar scanning cycle, and the amplitude comparison circuit 4 is a circuit that compares the radar signal 5 and the threshold value 6 to determine the presence or absence of a target.
次に、第1図の実施例の動作について説明する。Next, the operation of the embodiment shown in FIG. 1 will be explained.
入力されるレーダ信号5の振幅値とレーダ目標信号7と
から、しきい値決定回路1は次のレーダ走査周期のしき
い値を小領域単位に決定する。この小領域の単位サイズ
はクラッタ領域判定回路2で判定されたクラッタ指標8
で3種類以上の大きさのいずれかが決定され、クラッタ
領域内では小さく、クラッタフリー領域では太き−′<
シ、不確定領域ではその中間のサイズとする。Based on the amplitude value of the input radar signal 5 and the radar target signal 7, the threshold value determining circuit 1 determines the threshold value for the next radar scanning cycle in small area units. The unit size of this small area is the clutter index 8 determined by the clutter area determination circuit 2.
One of three or more sizes is determined by , small in the clutter region and thick in the clutter free region −′<
In the uncertain area, the size is intermediate.
上述した単位サイズの大きさは、レーダ覆域全−6−
体における平均的なクラッタ領域の広さの割合を分析し
、均一に単位サイズを決定した場合の全小領域数を大き
く超えないような小領域数になるように決定すればよい
。The size of the above-mentioned unit size is determined by analyzing the proportion of the average clutter area size in the entire radar coverage area and making sure that it does not greatly exceed the total number of small areas when the unit size is determined uniformly. The number of small areas may be determined so that the number of small areas is as small as possible.
クラッタ領域判定回路2のもう一つの出力のクラッタ指
標9は、しきい値決定回路lの出力のしきい値との組合
せでしきい値記憶回路3に記憶される。The clutter index 9, which is another output of the clutter area determining circuit 2, is stored in the threshold storage circuit 3 in combination with the threshold value output from the threshold determining circuit 1.
次のレーダ走査周期で、しきい値記憶回路3に記憶され
たしきい値6が読み出され、クラッタ指標9で指定され
る3種類以上の大きさのいずれかの小領域範囲の期間で
はこのしきい値は一定に保たれる。In the next radar scanning cycle, the threshold value 6 stored in the threshold value storage circuit 3 is read out, and during the period of any small area range of three or more sizes specified by the clutter index 9, The threshold is kept constant.
振幅比較回路4は、この一定に保たれたしきい値6と入
カレーダ信号5の振幅データとを比較し、入カレーダ信
号5の振幅がしきい値6の値より大きいとき、その位置
に目標があったと判定し、レーダ目標信号7を発生する
。The amplitude comparison circuit 4 compares this constant threshold value 6 with the amplitude data of the input calendar signal 5, and when the amplitude of the input calendar signal 5 is larger than the value of the threshold value 6, a target is placed at that position. It is determined that there is a radar target signal 7, and a radar target signal 7 is generated.
以」二に説明したように本発明は、レーダ信号の振幅が
激しく変化するクラッタ領域と、比較的一様な振幅値と
なるクラッタフリー領域と、その中間的な振幅変化を示
す不確定領域とで目標検出基準となるしきい値の制御処
理単位である小領域のザイズな3種類又はそれ以上に分
け、このように小領域の単位を3種類又はそれ以」二に
分けることにより、しきい値記憶回路の記憶容量を従来
の装置における記憶容量に比べて大幅に増やすことなく
レーダ信号の環境状況に相応した最適しきい値制御が可
能になり、クラッタ領域内での目標検出率の著しい改善
および誤目標検出率の大幅な抑圧が可能となる効果があ
る。As explained above, the present invention provides a clutter region where the amplitude of the radar signal changes drastically, a clutter-free region where the amplitude value is relatively uniform, and an uncertain region where the amplitude changes intermediate between these regions. By dividing the small area unit into three or more sizes, which is the unit of control processing for the threshold value that becomes the target detection standard, and by dividing the small area unit into three or more types, the threshold It is now possible to perform optimal threshold control according to the environmental conditions of radar signals without significantly increasing the storage capacity of the value storage circuit compared to the storage capacity of conventional devices, resulting in a significant improvement in the target detection rate in clutter areas. This also has the effect of significantly suppressing the false target detection rate.
44
第1図は本発明によるレーダ信号処理装置の一実施例を
示すブロック回路図である。
1・・・・・・しきい値決定回路、2・・・・・・クラ
ッタ領域判定回路、3・・・・・・しきい値記憶回路、
4・・・・・・振幅比較回路、5・・・・・・レーダ信
号、6・・・・・・しきい値信号、7・・・・・・レー
ダ目標信号、8,9・・・・・・クラッタ指標。FIG. 1 is a block circuit diagram showing an embodiment of a radar signal processing device according to the present invention. 1... Threshold determination circuit, 2... Clutter area determination circuit, 3... Threshold storage circuit,
4... Amplitude comparison circuit, 5... Radar signal, 6... Threshold signal, 7... Radar target signal, 8, 9... ...Clutter index.
Claims (1)
次元的又は3次元的に複数の小領域に分割し、これら小
領域を目標の検出処理の単位として目標からの反射によ
るレーダ信号の振幅値に対し小領域単位で目標検出のた
めのしきい値制御を行ない、レーダ信号の振幅値がしき
い値をこえたときに目標があったと判定するレーダ信号
処理装置において、レーダ信号を受けてレーダ覆域をク
ラッタ領域とクラッタフリー領域ならびに不確定領域と
に区分けするクラッタ領域識別回路と、前記小領域の単
位で所要の目標検出率と誤目標警報率とを得るためのし
きい値を決定するしきい値決定回路と、次のレーダ走査
周期においてそのしきい値を読み出すために前記しきい
値決定回路で決定されたしきい値を記憶するしきい値記
憶回路と、このしきい値記憶回路から読み出したしきい
値とレーダ信号の振幅値とを比較しレーダ信号の振幅が
しきい値より大きいときに目標があったと判定する振幅
比較回路とを有し、前記しきい値決定回路は前記クラッ
タ領域識別回路の判定によりクラッタ領域における小領
域の広さをクラッタフリー領域における小領域の広さよ
り小さくし、また前記不確定領域はクラッタ領域におけ
る広さより大きくかつクラッタフリー領域における小領
域の広さより小さくして各小領域ごとにしきい値を決定
することを特徴とするレーダ信号処理装置。Radar coverage in distance direction, azimuth direction, and altitude direction 2
Divided into multiple small areas dimensionally or three-dimensionally, and using these small areas as a unit of target detection processing, a threshold value for target detection is set for each small area based on the amplitude value of the radar signal reflected from the target. A radar signal processing device that performs control and determines that a target is present when the amplitude value of the radar signal exceeds a threshold receives the radar signal and divides the radar coverage area into a clutter area, a clutter-free area, and an uncertain area. a threshold determination circuit that determines a threshold for obtaining the required target detection rate and false target alarm rate in units of the small areas; A threshold storage circuit that stores the threshold determined by the threshold determination circuit in order to read the threshold; and a threshold that stores the threshold and the amplitude value of the radar signal read from the threshold storage circuit. and an amplitude comparison circuit that compares and determines that there is a target when the amplitude of the radar signal is larger than a threshold value, and the threshold value determination circuit determines the extent of a small area in the clutter area based on the determination of the clutter area identification circuit. determining a threshold value for each small region, with the uncertainty region being larger than the width of the clutter-free region and smaller than the width of the small region in the clutter-free region; A radar signal processing device characterized by:
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1230805A JPH0392783A (en) | 1989-09-05 | 1989-09-05 | Radar signal processor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1230805A JPH0392783A (en) | 1989-09-05 | 1989-09-05 | Radar signal processor |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0392783A true JPH0392783A (en) | 1991-04-17 |
Family
ID=16913553
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1230805A Pending JPH0392783A (en) | 1989-09-05 | 1989-09-05 | Radar signal processor |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0392783A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009075093A (en) * | 2007-08-31 | 2009-04-09 | Furuno Electric Co Ltd | Radar device |
WO2023087782A1 (en) * | 2021-11-17 | 2023-05-25 | 珠海格力电器股份有限公司 | Wireless radar-based target detection method and apparatus |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS641989A (en) * | 1987-06-23 | 1989-01-06 | Nec Corp | Radar signal processor |
JPS6453182A (en) * | 1987-08-24 | 1989-03-01 | Toshiba Corp | Radar signal processor |
-
1989
- 1989-09-05 JP JP1230805A patent/JPH0392783A/en active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS641989A (en) * | 1987-06-23 | 1989-01-06 | Nec Corp | Radar signal processor |
JPS6453182A (en) * | 1987-08-24 | 1989-03-01 | Toshiba Corp | Radar signal processor |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009075093A (en) * | 2007-08-31 | 2009-04-09 | Furuno Electric Co Ltd | Radar device |
WO2023087782A1 (en) * | 2021-11-17 | 2023-05-25 | 珠海格力电器股份有限公司 | Wireless radar-based target detection method and apparatus |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4074264A (en) | Adaptive threshold clutter processor | |
US5396252A (en) | Multiple target discrimination | |
US4030096A (en) | Automatic target detector | |
US7646329B2 (en) | Method for detecting a target | |
JPH09145829A (en) | Radar signal processing unit | |
US4851854A (en) | Memory intensive image sorter and method | |
US3836964A (en) | Automatic data processor | |
US3940762A (en) | Digital detection criteria control device for video mapping, detection parameter control, optimum radar receiver selection and rejection of non-moving targets | |
US4559537A (en) | Method of tracking target in presence of clutter | |
US5808579A (en) | Radar system using a cell averaging constant false alarm rate device | |
US3312969A (en) | Radar video processor and clutter eliminator | |
US3978445A (en) | Asw intercept localization sonar | |
JPH0392783A (en) | Radar signal processor | |
JP2725955B2 (en) | Method and apparatus for sensitivity speed control | |
US5251185A (en) | Sonar signal processor and display | |
JPH0158467B2 (en) | ||
JPH05203728A (en) | Cfar processing system | |
NL8005923A (en) | PLOT GENERATOR. | |
JP3629328B2 (en) | Target motion estimation device | |
US4152700A (en) | Radar extractor having means for estimating target location with a range cell | |
EP0057949B1 (en) | Pulse radar apparatus | |
KR101925489B1 (en) | Method for identifying friend or foe based on response power and apparatus supporting the same | |
JP2576622B2 (en) | Interference signal detection device | |
JP2679294B2 (en) | Multi-level warning display device for each section | |
JPS63180875A (en) | Radar signal processor |