JPH0378351U - - Google Patents
Info
- Publication number
- JPH0378351U JPH0378351U JP13943289U JP13943289U JPH0378351U JP H0378351 U JPH0378351 U JP H0378351U JP 13943289 U JP13943289 U JP 13943289U JP 13943289 U JP13943289 U JP 13943289U JP H0378351 U JPH0378351 U JP H0378351U
- Authority
- JP
- Japan
- Prior art keywords
- image data
- circuit
- latch circuit
- response
- addition
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000012935 Averaging Methods 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 1
Landscapes
- Image Processing (AREA)
- Editing Of Facsimile Originals (AREA)
Description
第１図は本考案に係る画像データ処理装置のブ
ロツク構成図、第２図は同装置の動作を示すタイ
ムチヤートである。
１…画像データ処理装置、２…ＶＲＡＭ、３…
ラツチ回路、４…加算・平均化回路、５…画像デ
ータ選択回路、ｂ…画素クロツク、ｃ…入力画像
データ、ｄ…ラツチされた画像データ、ｅ…平均
化された画像データ、ｆ…出力画像データ。
FIG. 1 is a block diagram of an image data processing apparatus according to the present invention, and FIG. 2 is a time chart showing the operation of the apparatus. 1... Image data processing device, 2... VRAM, 3...
Latch circuit, 4... Addition/averaging circuit, 5... Image data selection circuit, b... Pixel clock, c... Input image data, d... Latched image data, e... Averaged image data, f... Output image data.
Claims (1)
レベルの画像データを一時記憶するラツチ回路と
、ラツチ回路に記憶された画像データと次の画像
データとを加算して平均化する加算・平均化回路
と、画素クロツクに対応して前記ラツチ回路に記
憶された画像データと前記加算・平均化回路で平
均化された画像データとを切替えて出力する画像
データ選択回路とを備えたことを特徴とする画像
データ処理装置。 A latch circuit that temporarily stores multilevel image data that is sequentially read out in response to a pixel clock, and an addition/averaging circuit that adds and averages the image data stored in the latch circuit and the next image data. , an image data selection circuit that switches and outputs the image data stored in the latch circuit and the image data averaged by the addition/averaging circuit in response to a pixel clock. Data processing equipment.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13943289U JPH0378351U (en) | 1989-11-30 | 1989-11-30 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13943289U JPH0378351U (en) | 1989-11-30 | 1989-11-30 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0378351U true JPH0378351U (en) | 1991-08-08 |
Family
ID=31686479
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP13943289U Pending JPH0378351U (en) | 1989-11-30 | 1989-11-30 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0378351U (en) |
-
1989
- 1989-11-30 JP JP13943289U patent/JPH0378351U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0378351U (en) | ||
| JPS5958369U (en) | Output level unit conversion device | |
| JPS5992939U (en) | image display device | |
| JPS639637U (en) | ||
| JPH0415071U (en) | ||
| JPS5828891U (en) | CRT display device | |
| JPS60189892U (en) | alarm clock | |
| JPH03119718U (en) | ||
| JPH02134594U (en) | ||
| JPS59108939U (en) | color display device | |
| JPS58167937U (en) | data logger | |
| JPS61113470U (en) | ||
| JPS5945647U (en) | CRT terminal device | |
| JPS5886687U (en) | display device | |
| JPH0351378U (en) | ||
| JPS61154908U (en) | ||
| JPS63143963U (en) | ||
| JPS6261544U (en) | ||
| JPS63143936U (en) | ||
| JPH02128483U (en) | ||
| JPS63199339U (en) | ||
| JPH02101632U (en) | ||
| JPS62195840U (en) | ||
| JPH01164564U (en) | ||
| JPS60123034U (en) | Key signal input device |