JPH0346844A - Instantaneous pull-in system for synchronized sampling time - Google Patents
Instantaneous pull-in system for synchronized sampling timeInfo
- Publication number
- JPH0346844A JPH0346844A JP1182090A JP18209089A JPH0346844A JP H0346844 A JPH0346844 A JP H0346844A JP 1182090 A JP1182090 A JP 1182090A JP 18209089 A JP18209089 A JP 18209089A JP H0346844 A JPH0346844 A JP H0346844A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- delay
- time
- value
- outputs
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000005070 sampling Methods 0.000 title claims abstract description 15
- 230000001360 synchronised effect Effects 0.000 title abstract description 6
- 230000005540 biological transmission Effects 0.000 claims abstract description 21
- 238000001514 detection method Methods 0.000 claims abstract description 11
- 238000000034 method Methods 0.000 claims description 8
- 238000010586 diagram Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
Landscapes
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
Description
【発明の詳細な説明】
[産業上の利用分野]
本発明は、サンプリング時刻同期を採用している種々の
システムの装置立上げ時の同期引込み方式に関する。DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a synchronization pull-in method when starting up various systems that employ sampling time synchronization.
[従来の技術]
従来のサンプリング時刻同期方式においては、第3図に
示されるように、同期引込み時間を短縮するために、位
相制御の頻度を段階的に変えることによりサンプリング
時刻の同期を確立している。[Prior art] As shown in Fig. 3, in the conventional sampling time synchronization method, in order to shorten the synchronization pull-in time, sampling time synchronization is established by changing the frequency of phase control in stages. ing.
第3図を参照すると、発振器1から発生されたクロック
信号は、自動位相制御回路2により、後〜述する誤差信
号に基づいて位相制御された後、分周回路3で分周され
る。この分周回路3の出力は、自装置の送信タイミング
(自局同期信号)Aとして出力される。一方、上位局(
図示せず)から伝送路(図示せず)を介して自装置に送
らてきた同期信号は、上位局受信部4で受信される。上
位局受信部4は、受信上位局同期信号Bを出力すると共
に、上位局と自装置との間の伝送路の遅延時間を計測し
、遅延時間信号りを出力する。時間計測回路5は、受信
上位局同期信号Bと送信タイミングAとの時間差を計測
し、時間差信号Cを出力する。第1の比較回路6は、時
間差信号Cと遅延時間信号りとを比較し、それらの差を
表す前記誤差信号を自動位相制御回路2に送出する。即
ち、自動位相制御回路2では、時間差信号Cと遅延時間
信号りとが等しくなる(C−D)ように、位相制御を行
う。Referring to FIG. 3, a clock signal generated from an oscillator 1 is subjected to phase control by an automatic phase control circuit 2 based on an error signal to be described later, and then frequency-divided by a frequency dividing circuit 3. The output of this frequency dividing circuit 3 is output as the transmission timing (local station synchronization signal) A of the own device. On the other hand, the upper station (
A synchronization signal sent from the host device (not shown) to the device itself via a transmission path (not shown) is received by the upper station receiving section 4. The upper station receiving section 4 outputs the received upper station synchronization signal B, measures the delay time of the transmission path between the upper station and its own device, and outputs a delay time signal. The time measurement circuit 5 measures the time difference between the received upper station synchronization signal B and the transmission timing A, and outputs a time difference signal C. The first comparison circuit 6 compares the time difference signal C and the delay time signal C, and sends the error signal representing the difference therebetween to the automatic phase control circuit 2. That is, the automatic phase control circuit 2 performs phase control so that the time difference signal C and the delay time signal C become equal (CD).
C発明が解決しようとする課題]
上述した従来の同期引込み方式では、自装置立上げ時、
自局同期信号Aは、自装置が追従すべき上位局同期信号
Bに対して、非同期となっている。Problems to be solved by invention C] In the conventional synchronous pull-in method described above, when starting up the own device,
The local station synchronization signal A is asynchronous with the higher station synchronization signal B that the local device should follow.
この為、同期引込み時間は、自局同期信号Aと上位局同
期信号Bとの時間的距離、自装置における位相制御の$
i制御幅、及び制御頻度により決定され、即時に同期引
込みをを完了することが出来ず、引込むまでに長時間を
要するという欠点がある。For this reason, the synchronization pull-in time is determined by the time distance between the local station synchronizing signal A and the higher station synchronizing signal B, and the $ of phase control in the local device.
It is determined by the i control width and the control frequency, and has the disadvantage that synchronization cannot be completed immediately and it takes a long time to complete the synchronization.
[課題を解決するための手段]
本発明によるサンプリング時刻同期即時引込み方式は、
上位局からの同期信号を伝送路を介して受信して、該受
信された同期信号に応答して自装置のサンプリング時刻
同期を行うシステムに於いて、自装置の電源が投入され
たことを検出し、検出信号を出力する電源投入検出手段
と、該検出信号を受けた後、前記受信された同期信号に
て計数を開始し、計数値を出力する計数手段と、前記伝
送路の遅延時間の情報を設定し、遅延値を出力する遅延
値設定手段と、前記計数値と前記遅延値とを比較し、こ
れらの値が一致した時に一致信号を出力する比較手段と
を有し、前記一致信号の発生時を自装置のサンプリング
時刻とすることを特徴とする。[Means for solving the problem] The sampling time synchronization immediate pull-in method according to the present invention has the following features:
In a system that receives a synchronization signal from an upper station via a transmission line and synchronizes the sampling time of its own device in response to the received synchronization signal, it detects that the power of its own device is turned on. a power-on detection means for outputting a detection signal; a counting means for starting counting at the received synchronization signal after receiving the detection signal and outputting a counted value; A delay value setting means for setting information and outputting a delay value, and a comparison means for comparing the counted value and the delay value and outputting a coincidence signal when these values match, The sampling time of the own device is set to the time when .
[実施例]
以下、本発明の実施例について図面を参照して説明する
。[Examples] Examples of the present invention will be described below with reference to the drawings.
第1図は本発明の一実施例によるサンプリング時刻同期
即時引込み方式が適用される位相制御部の構成を示すブ
ロック図である。FIG. 1 is a block diagram showing the configuration of a phase control section to which a sampling time synchronization immediate pull-in method according to an embodiment of the present invention is applied.
図示の位相制御部は、電源投入検出回路7、計数回路8
、遅延量設定スイッチ9、第2の比較回路10、及びパ
ルス発生回路11が付加されている点を除いて、第3図
に示された従来の位相制御部と同様の構成を有する。The illustrated phase control section includes a power-on detection circuit 7 and a counting circuit 8.
, a delay amount setting switch 9, a second comparator circuit 10, and a pulse generation circuit 11 are added, but the configuration is similar to that of the conventional phase control section shown in FIG.
通常の動作については、第3図を参照して説明した従来
の位相制御部の動作と同様なので、それの説明について
は省略する。The normal operation is the same as that of the conventional phase control section described with reference to FIG. 3, so the explanation thereof will be omitted.
以下、装置立上げ時の動作について説明する。The operation at the time of starting up the device will be explained below.
電源投入検出回路7は、自装置の電源が投入されたこと
を検出し、検出信号Eを出力する。計数回路8は、検出
信号Eを受けた後、受信上位局同期信号Bにて計数を開
始し、計数値を出力する。The power-on detection circuit 7 detects that the power of the device itself is turned on, and outputs a detection signal E. After receiving the detection signal E, the counting circuit 8 starts counting based on the received upper station synchronization signal B, and outputs the counted value.
遅延量設定スイッチ9は、伝送路の遅延時間の情報を設
定し、遅延値を出力する。第2の比較回路10は、計数
回路8で計数された計数値と遅延量設定スイッチ9で設
定された遅延値とを比較し、これらの値が一致した時に
一致信号Fを出力する。The delay amount setting switch 9 sets information on the delay time of the transmission path and outputs a delay value. The second comparison circuit 10 compares the count value counted by the counting circuit 8 and the delay value set by the delay amount setting switch 9, and outputs a match signal F when these values match.
パルス発生回路11は、一致信号Fに応答17て、リセ
ットパルスGを作成し、このリセットパルスGを分周回
路3に送出する。これにより、送信タイミングを固定す
る。The pulse generating circuit 11 generates a reset pulse G in response to the coincidence signal F, and sends this reset pulse G to the frequency dividing circuit 3. This fixes the transmission timing.
そし、て、送信タイミング固定後は、前述した通常の位
相制御を行う。なお、遅延量設定スイッチ9は、上位局
と自装置との間の伝送遅延時間dに相当する値を設定す
る。After the transmission timing is fixed, the normal phase control described above is performed. Note that the delay amount setting switch 9 sets a value corresponding to the transmission delay time d between the upper station and the own device.
第2図は、上位局と自装置の同期信号の伝送状態を示す
タイムチャートである。上位局の同期信号は、伝送遅延
時間d分遅れて自装置に到達し、受信上位局同期信号B
として自装置で受信される。FIG. 2 is a time chart showing the transmission status of synchronization signals between the upper station and the own device. The synchronization signal of the upper station reaches the own device with a delay of transmission delay time d, and the received upper station synchronization signal B
is received by the own device.
自装置では、受信上位局同期信号Bと伝送遅延時間dに
より、装置立上げ時、自局同期信号(送信タイミング)
AをH点に固定する。In the own device, the received higher station synchronization signal B and the transmission delay time d are used to generate the own station synchronization signal (transmission timing) when the device is started up.
Fix A at point H.
〔発明の効果]
以上説明したように、本発明は、予め伝送路の遅延時間
を相当する値を設定し、その値を基に、装置立上げ時は
、自局同期信号を上位局の同期信号に合わせることによ
り、自装置と上位局間の伝送遅延時間に相当する時間的
距離を無くすことができ、即時にサンプリング同期を確
立することができるという効果がある。[Effects of the Invention] As explained above, in the present invention, a value corresponding to the delay time of the transmission path is set in advance, and based on that value, when the device is started up, the own station synchronization signal is synchronized with the upper station. By matching with the signal, the time distance corresponding to the transmission delay time between the own device and the higher-level station can be eliminated, and sampling synchronization can be established immediately.
第1図は本発明の一実施例によるサンプリング時刻同期
即時引込み方式が適用される位相制御部の構成を示すブ
ロック図、第2図は本発明のサンプリング時刻同期即時
引込み方式を説明するためのタイムチャート、第3図は
従来の位相制御部の構成を示すブロック図である。
1・・・発振器、2・・・自動位相制御回路、3・・・
分周回路、4・・・上位局受信部、5・・・時間計数回
路、6・比較回路、7・・・電源投入検出回路、8・・
・計数回路、9・・・遅延量設定スイッチ、10・・・
比較回路、11・・・パルス発生回路。
第3図FIG. 1 is a block diagram showing the configuration of a phase control unit to which a sampling time synchronization immediate pull-in method according to an embodiment of the present invention is applied, and FIG. 2 is a time diagram for explaining the sampling time synchronization immediate pull-in method of the present invention. FIG. 3 is a block diagram showing the configuration of a conventional phase control section. 1... Oscillator, 2... Automatic phase control circuit, 3...
Frequency dividing circuit, 4... Upper station receiving section, 5... Time counting circuit, 6... Comparison circuit, 7... Power-on detection circuit, 8...
・Counting circuit, 9...Delay amount setting switch, 10...
Comparison circuit, 11... pulse generation circuit. Figure 3
Claims (1)
該受信された同期信号に応答して自装置のサンプリング
時刻同期を行うシステムに於いて、該自装置の電源が投
入されたことを検出し、検出信号を出力する電源投入検
出手段と、 該検出信号を受けた後、前記受信された同期信号にて計
数を開始し、計数値を出力する計数手段と、 前記伝送路の遅延時間の情報を設定し、遅延値を出力す
る遅延値設定手段と、 前記計数値と前記遅延値とを比較し、これらの値が一致
した時に一致信号を出力する比較手段とを有し、 前記一致信号の発生時を自装置のサンプリング時刻とす
ることを特徴とするサンプリング時刻同期即時引込み方
式。[Claims] 1. Receiving a synchronization signal from an upper station via a transmission line,
In a system that performs sampling time synchronization of its own device in response to the received synchronization signal, power-on detection means detects that the power of the own device is turned on and outputs a detection signal; After receiving a signal, counting means starts counting based on the received synchronization signal and outputs a counted value; and delay value setting means sets information on a delay time of the transmission path and outputs a delay value. , Comparing means for comparing the count value and the delay value and outputting a coincidence signal when these values match, and the time when the coincidence signal is generated is set as the sampling time of the own device. Sampling time synchronization immediate pull-in method.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1182090A JPH0346844A (en) | 1989-07-14 | 1989-07-14 | Instantaneous pull-in system for synchronized sampling time |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1182090A JPH0346844A (en) | 1989-07-14 | 1989-07-14 | Instantaneous pull-in system for synchronized sampling time |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0346844A true JPH0346844A (en) | 1991-02-28 |
Family
ID=16112185
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1182090A Pending JPH0346844A (en) | 1989-07-14 | 1989-07-14 | Instantaneous pull-in system for synchronized sampling time |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0346844A (en) |
-
1989
- 1989-07-14 JP JP1182090A patent/JPH0346844A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6297702B1 (en) | Phase lock loop system and method | |
JPH0346844A (en) | Instantaneous pull-in system for synchronized sampling time | |
JPH09512415A (en) | Device for obtaining clock signal from synchronization signal and video recorder provided with this device | |
JPS62254619A (en) | Method of synchronizing sampled signal | |
JPH08328691A (en) | Time synchronization device in remote supervisory controller | |
KR960012470B1 (en) | Programmable time-out timer | |
JP3414841B2 (en) | Device synchronizer for semiconductor test equipment and synchronization method thereof | |
KR200262927Y1 (en) | Clock fail detector | |
JP2002055181A (en) | Time piece synchronous circuit | |
JPH11355110A (en) | Clock abnormality detection circuit | |
JP2615984B2 (en) | Signal processing circuit | |
JP2000138588A (en) | Pulse width signal converting circuit | |
JPS61171246A (en) | Detection circuit for out of synchronism | |
JPS62110320A (en) | Digital pll circuit | |
JPH0365878A (en) | Synchronizer | |
JPH02216929A (en) | Synchronized pull-in system | |
JPH0540916U (en) | Processor | |
JPS61259357A (en) | Common bus control system | |
JPH06125254A (en) | Clock cutoff detection circuit | |
JPH063902B2 (en) | External timing pull-in method | |
JPH05300008A (en) | Pll circuit | |
JPH09181709A (en) | Clock extract circuit for cmi code | |
JPH0276416A (en) | Phase synchronizing circuit | |
JPH10313301A (en) | Phase-locked loop circuit | |
JPH0481038A (en) | Synchronized pull-in system for communication system |