JPH0325227U - - Google Patents
Info
- Publication number
- JPH0325227U JPH0325227U JP8506389U JP8506389U JPH0325227U JP H0325227 U JPH0325227 U JP H0325227U JP 8506389 U JP8506389 U JP 8506389U JP 8506389 U JP8506389 U JP 8506389U JP H0325227 U JPH0325227 U JP H0325227U
- Authority
- JP
- Japan
- Prior art keywords
- reticle
- reduction projection
- projection exposure
- chip
- exposure apparatus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 claims description 5
- 239000000758 substrate Substances 0.000 claims description 5
- 238000000034 method Methods 0.000 claims 1
- 238000000059 patterning Methods 0.000 claims 1
- 229920002120 photoresistant polymer Polymers 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 6
- 230000035945 sensitivity Effects 0.000 description 1
Landscapes
- Projection-Type Copiers In General (AREA)
Description
第1図は本案の一実施例のステツパーの概略図
、第2図は第1図で露光した後のレジスト概略図
、第3図は本案の一実施例のステツパーの概略図
、第4図は本案の一実施例のステツパーの概略図
、第5図は従来例のステツパーの概略図、第6図
は従来の第5図のステツパーで露光したレジスト
概略図、第7図はレジストの感度曲線を示す図で
ある。
1……半導体基板、2……感光性レジスト、3
……第1レチクル、4……縮小レンズ、5……第
2レチクル。
FIG. 1 is a schematic diagram of a stepper according to an embodiment of the present invention, FIG. 2 is a schematic diagram of the resist after exposure in FIG. 1, FIG. 3 is a schematic diagram of a stepper according to an embodiment of the present invention, and FIG. FIG. 5 is a schematic diagram of a stepper according to an embodiment of the present invention, FIG. 5 is a schematic diagram of a conventional stepper, FIG. 6 is a schematic diagram of a resist exposed with the conventional stepper shown in FIG. 5, and FIG. 7 is a sensitivity curve of the resist. FIG. 1...Semiconductor substrate, 2...Photosensitive resist, 3
...First reticle, 4...Reducing lens, 5...Second reticle.
Claims (1)
ターニングする縮小投影露光装置において、半導
体基板の露光を、まず、第1レチクルを用いて半
導体基板上のチツプの1部分を露光し、しかる後
正規のプロセスパターンの第2レチクルを用いて
半導体基板上のチツプ全域を露光するレチクルを
具備したことを特徴とする縮小投影露光装置。 2 前記第1レチクルは、チツプ中心部分を除い
た外側の露光することを特徴とする縮小投影露光
装置。 3 前記第2レチクルを用いて、チツプを露光す
る露光量は、前記第1レチクルを用いて、チツプ
中心部分を除いた外側を露光する露光量より、多
い露光量で露光することを特徴とする縮小投影露
光装置。 4 前記、第1レチクルの中心部分は、光を透過
させるパターンが形成されてないことを特徴とす
る縮小投影露光装置。 5 前記、第1レチクルが上位と第2レチクルは
下位にあり、露光後第1レチクルを除き、第2レ
チクルで再露光することを特徴とする縮小投影露
光装置。 6 前記、第1、第2レチクルとも、レチクル搬
送ケースからの搬入、搬出ができる機構であるこ
とを特徴とする縮小投影露光装置。[Claims for Utility Model Registration] 1. In a reduction projection exposure apparatus for forming and patterning a photoresist on a semiconductor substrate, the semiconductor substrate is exposed by first exposing a portion of a chip on the semiconductor substrate using a first reticle. 1. A reduction projection exposure apparatus comprising a reticle that exposes the entire chip on a semiconductor substrate using a second reticle having a regular process pattern. 2. A reduction projection exposure apparatus characterized in that the first reticle exposes the outside of the chip except for the central portion of the chip. 3. The exposure amount for exposing the chip using the second reticle is greater than the amount of exposure for exposing the outside of the chip except for the center portion using the first reticle. Reduction projection exposure equipment. 4. A reduction projection exposure apparatus characterized in that the center portion of the first reticle is not formed with a pattern that transmits light. 5. The reduction projection exposure apparatus described above, wherein the first reticle is located above and the second reticle is located below, and after exposure, the first reticle is removed and re-exposure is performed using the second reticle. 6. A reduction projection exposure apparatus characterized in that both the first and second reticles have a mechanism that allows them to be carried in and out of the reticle transport case.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8506389U JPH0325227U (en) | 1989-07-21 | 1989-07-21 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8506389U JPH0325227U (en) | 1989-07-21 | 1989-07-21 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0325227U true JPH0325227U (en) | 1991-03-15 |
Family
ID=31633963
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP8506389U Pending JPH0325227U (en) | 1989-07-21 | 1989-07-21 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0325227U (en) |
-
1989
- 1989-07-21 JP JP8506389U patent/JPH0325227U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5480047A (en) | Method for forming a fine resist pattern | |
JP2752365B2 (en) | Multi-level reticle | |
KR0128828B1 (en) | Forming method of contact hole in the semiconductor device | |
GB1461685A (en) | Method and means for forming an aligned mask that does not include alignment marks employed in aligning the mask | |
EP0810475A3 (en) | Pattern exposing method using phase shift and mask used therefor | |
JP2730861B2 (en) | Energy-saving photomask | |
JPH0496065A (en) | Reticle | |
JPH0325227U (en) | ||
GB9515230D0 (en) | Method of manufacturing a photo mask for manufacturing a semiconductor device | |
US6027865A (en) | Method for accurate patterning of photoresist during lithography process | |
JPH05243115A (en) | Manufacture of semiconductor device | |
JPH0664337B2 (en) | Photomask for semiconductor integrated circuit | |
JPH02262319A (en) | Pattern forming method | |
JPS56116625A (en) | Exposure of fine pattern | |
JPH1167640A (en) | Method of exposure and mask for exposure | |
KR960007293Y1 (en) | Stepper | |
TW200300961A (en) | Multiple photolithographic exposures with different clear patterns | |
KR970010568B1 (en) | Fabrication method of semiconductor | |
JPS6155106B2 (en) | ||
JPS6258139B2 (en) | ||
JPS6370425A (en) | Fine pattern forming method | |
KR200188671Y1 (en) | Photomask for preventing light reflection | |
JPS62265723A (en) | Exposing method for resist | |
JPS5456368A (en) | Sticking preventing method of photo masks | |
JPS6157519U (en) |