JPH03101158A - Composite electronic component - Google Patents
Composite electronic componentInfo
- Publication number
- JPH03101158A JPH03101158A JP1237510A JP23751089A JPH03101158A JP H03101158 A JPH03101158 A JP H03101158A JP 1237510 A JP1237510 A JP 1237510A JP 23751089 A JP23751089 A JP 23751089A JP H03101158 A JPH03101158 A JP H03101158A
- Authority
- JP
- Japan
- Prior art keywords
- chip
- capacitor
- electronic component
- composite electronic
- dielectric
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000002131 composite material Substances 0.000 title claims abstract description 17
- 239000003990 capacitor Substances 0.000 abstract description 28
- 239000004065 semiconductor Substances 0.000 abstract description 9
- 238000000034 method Methods 0.000 abstract description 3
- 239000010408 film Substances 0.000 description 8
- 238000004806 packaging method and process Methods 0.000 description 7
- 239000000758 substrate Substances 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 3
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 238000005546 reactive sputtering Methods 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 239000010409 thin film Substances 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 238000005240 physical vapour deposition Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- VEALVRVVWBQVSL-UHFFFAOYSA-N strontium titanate Chemical compound [Sr+2].[O-][Ti]([O-])=O VEALVRVVWBQVSL-UHFFFAOYSA-N 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48464—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area also being a ball bond, i.e. ball-to-ball
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
Landscapes
- Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
Abstract
Description
【発明の詳細な説明】
[産業上の利用分野]
本発明は、コンデンサーを具備する複合電子部品に関す
る。DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a composite electronic component including a capacitor.
[従来技術及び発明が解決しようとする課題]通常、バ
イパス用コンデンサー用に用いられる約0.01〜0,
1μFの大容量コンデンサーは、20ピン程度のIC1
個につき1個程度の割合で外付けされる。例えば、第4
図に示すように、ICのバイパス用コンデンサー11は
、個別部品として基板12に取り付けられ、基板12に
形成された配線13a、13b及びICパッケージ14
の外部端子15a、15bを通じてICチップに接続さ
れていた。[Prior art and problems to be solved by the invention] Usually about 0.01 to 0.0, which is used for bypass capacitors.
A large capacity capacitor of 1μF is about 20 pins of IC1.
Approximately one per unit is externally attached. For example, the fourth
As shown in the figure, the IC bypass capacitor 11 is attached to the substrate 12 as an individual component, and the IC package 14 is connected to wirings 13a and 13b formed on the substrate 12.
It was connected to the IC chip through external terminals 15a and 15b.
このような場合、コンデンサーの存在のため、素子の実
装密度が低下し、またそれだけでなく配線引き回しによ
るインダクタンス成分が無視てきなくなるという問題が
ある。。In such a case, there is a problem that the presence of the capacitor lowers the packaging density of the elements, and that the inductance component due to the wiring cannot be ignored. .
一方、反応性DCスパッタリングによりn −3i表面
にTa205を含む誘電体膜を形成する例が、IEEE
、IEDM 684〜687頁に記載されている。即
ち、n−8j ウェハーの(100)面にポリシリコン
膜を形成し、リンをドープした後、フッ酸により処理し
、次いでCVDにより6層mの厚さのSi、N4層を形
成する。次に、7.5層mの厚さのTa209層を反応
性DCスパッタにより形成し、高温(900〜100°
C)でアニールすることにより、5j3N4層とTa
205層との間にSiO2層を形成する。最後にW(タ
ングステン)電極を形成して、DRAMのコンデンサー
か得られる。On the other hand, an example of forming a dielectric film containing Ta205 on an n-3i surface by reactive DC sputtering is described in IEEE
, IEDM pages 684-687. That is, a polysilicon film is formed on the (100) plane of an n-8j wafer, doped with phosphorus, treated with hydrofluoric acid, and then a 6 m thick Si, N4 layer is formed by CVD. Next, a Ta209 layer with a thickness of 7.5 m was formed by reactive DC sputtering at a high temperature (900-100°).
By annealing in C), the 5j3N4 layer and Ta
A SiO2 layer is formed between the 205th layer and the 205th layer. Finally, a W (tungsten) electrode is formed to obtain a DRAM capacitor.
しかし、このようなコンデンサーは、誘電体薄膜がCV
D5PVD、反応性スパッタリング等により形成される
ため、成膜に長時間を要し、このため電子部品のコスト
がかなり高くなってしまう。However, in such a capacitor, the dielectric thin film is CV
Since the film is formed by D5PVD, reactive sputtering, etc., it takes a long time to form the film, and therefore the cost of the electronic component becomes considerably high.
また、通常のIC製造プロセスに適合しなければならな
いことから、膜形成条件、膜形成物質にかなりの制限を
受けてしまう。特に、高温での処理をきらうため、良好
な誘電体を得ることか困難である。Furthermore, since the film must be compatible with normal IC manufacturing processes, there are considerable restrictions on film forming conditions and film forming materials. In particular, it is difficult to obtain a good dielectric material because it is reluctant to be processed at high temperatures.
本発明は、上記事情の下になされたものであって、実装
密度を低下させることなく、簡(11かつ安価な方法で
コンデンサーを具備する複合電子部品を提供することを
目的とする。The present invention has been made under the above circumstances, and it is an object of the present invention to provide a composite electronic component equipped with a capacitor in a simple and inexpensive manner without reducing the packaging density.
[課題を解決するための手段]
本発明の複合電子部品は、ICチップと、このICチッ
プの裏面に貼(−1けられた誘′屯体板とを具備するこ
とを特徴とする。[Means for Solving the Problems] The composite electronic component of the present invention is characterized in that it comprises an IC chip and a dielectric plate attached to the back surface of the IC chip.
ICチップの裏面への誘電体板の貼付けは、ICチップ
の裏面に形成された導体ペースト層を介して行うことが
出来る。The dielectric plate can be attached to the back surface of the IC chip through a conductive paste layer formed on the back surface of the IC chip.
ICチップがリードフレーム上にマウントされる構造の
場合には、誘電体板は、ICチップとリードフレームと
の間に挟み込まれた構造となる。In the case of a structure in which the IC chip is mounted on a lead frame, the dielectric plate is sandwiched between the IC chip and the lead frame.
この場合、導体ペースト層は、ICチップの裏面だけで
なく、誘電体板のリードフレームとの対向面にも形成す
ることが可能である。In this case, the conductive paste layer can be formed not only on the back surface of the IC chip but also on the surface of the dielectric plate facing the lead frame.
[作 用]
ICチップは、通常、半導体基板上に各種膜形成法によ
り回路を形成することにより製造されるか、半導体基板
自体は通常V 、とすることD
が出来、回路形成面と反対側の面は特に利用されでいな
い。[Function] IC chips are usually manufactured by forming a circuit on a semiconductor substrate using various film formation methods, or the semiconductor substrate itself is usually made to have V and D, and the side opposite to the circuit formation surface. This aspect is not particularly utilized.
本発明においては、ICチップの裏面に誘電体板を貼付
けることにより、バイパス用コンデンサ等に用いること
が出来るコンデンサーが、通常利用されていないICチ
ップの裏面に容品に形成される。In the present invention, by pasting a dielectric plate on the back side of an IC chip, a capacitor that can be used as a bypass capacitor or the like is formed on the back side of the IC chip, which is not normally used.
このように、本発明の複合電子部品では、ICチップの
裏面に誘電体板を貼付けることにより、実装密度が向上
するのみならず、配線引き回しによるインダクタンス成
分を殆ど無視することか出来、素子の高速動作が可能と
なる。As described above, in the composite electronic component of the present invention, by attaching a dielectric plate to the back surface of the IC chip, not only the packaging density is improved, but also the inductance component due to wiring can be almost ignored, and the element High-speed operation is possible.
例えば、本発明の複合電子部品において、どのICにも
必ず必要とされる0、01〜0.1μFのバイパス用コ
ンデンサーを内蔵させることにより、実装密度か向上す
るたけでなく、配線引き回しによるインダクタンス成分
を低下させることが出来、ICチップからみた実質的な
誘電損失を低減することが出来る。このため、ICのよ
り一層の高速動作が可能となる。For example, in the composite electronic component of the present invention, by incorporating a bypass capacitor of 0.01 to 0.1 μF, which is absolutely necessary for every IC, it not only improves the packaging density, but also reduces the inductance component due to wiring. Therefore, it is possible to reduce the substantial dielectric loss seen from the IC chip. Therefore, even higher speed operation of the IC is possible.
特に、ICチップの裏面への誘電体板の貼付けは、導電
ペーストにより容易に行うことか出来るため、CVD、
PVD、反応性スパッタリングという高価な装置と長時
間を要する薄膜形成プロセスを用いる必要がなく、コス
トの低減を図ることが出来る。また、誘電体の材質を自
由に選択することが出来るとともに、誘電体の形成を最
適な条件で行うことか可能である。In particular, since the dielectric plate can be easily attached to the back side of the IC chip using conductive paste, CVD,
There is no need to use expensive equipment such as PVD or reactive sputtering and a thin film formation process that requires a long time, and costs can be reduced. Furthermore, the material of the dielectric can be freely selected, and the dielectric can be formed under optimal conditions.
なお、本発明の複合電子部品においては、ICチップの
裏面に誘電体板が貼付けられているため、ICチップの
高さは見掛は上高くなるが、平面的な実装面積はほぼ1
/2となる。In addition, in the composite electronic component of the present invention, since a dielectric plate is attached to the back surface of the IC chip, the height of the IC chip is apparently higher, but the planar mounting area is approximately 1.
/2.
[実施例コ
以下、図面を参照して本発明の実施例を示し、本発明を
より具体的に説明する。[Embodiments] Hereinafter, embodiments of the present invention will be shown and the present invention will be explained in more detail with reference to the drawings.
第1図に示すように、256にビットのDRAMチップ
1の裏面に、Agペースト2を介して粒界型半導体コン
デンサー素体3を貼付け、更にこれをAgペースト4を
介してリードフレム5に貼付けることにより、容量0.
022μFのバイパス用コンデンサーを具備するDRA
Mを形成した。DRAMチップ1のV はポンデイS
ングワイヤ6によりリードフレーム5に結線されている
。As shown in FIG. 1, a grain boundary type semiconductor capacitor body 3 is attached to the back side of the DRAM chip 1 of the bit at 256 via Ag paste 2, and this is further attached to the lead frame 5 via Ag paste 4. By this, the capacity is 0.
DRA with 022μF bypass capacitor
M was formed. V of the DRAM chip 1 is connected to the lead frame 5 by a connecting wire 6.
粒界型半導体コンデンサー索体3はチタン酸ストロンチ
ウム系半導体からなるコンデンサー素体であり、結晶粒
径を80μm程度とし、1000℃という低温でBjを
拡散させて粒界絶縁化を行うことにより、12Vでバリ
スタ性を発現させ、DRAMチップ1の保護の機能を果
たさせている。The grain boundary type semiconductor capacitor cable body 3 is a capacitor element body made of a strontium titanate-based semiconductor, with a crystal grain size of approximately 80 μm, and by diffusing Bj at a low temperature of 1000°C to perform grain boundary insulation, a voltage of 12V is achieved. It exhibits varistor properties and functions to protect the DRAM chip 1.
第1図に示す構造とすることにより、従来、外付けされ
ていたバイパス用コンデンサーがDRAMチップの裏面
に形成されるため、実装密度が大幅に向上し、チップか
らみた誘電損失も1/2以下に低減した。By adopting the structure shown in Figure 1, the bypass capacitor that was conventionally attached externally is formed on the back side of the DRAM chip, greatly improving packaging density and reducing dielectric loss by half or less when viewed from the chip. It was reduced to
第2図は、ハイブリッドIC基板又は複合基板7上に、
粒界型半導体コンデンサー索体3を間に挟んでD R,
A Mチップ1をマウントシた構造を示す。また、第3
図は、■ およびV を独立DD SS
したパッドからとり、■ を粒界型半導体コンD
デンサー素体3に、■ をリードフレーム5に、SS
ボンディングワイヤ6により結線した構造を示す。FIG. 2 shows that on the hybrid IC board or composite board 7,
D R with the grain boundary type semiconductor capacitor cable body 3 in between,
The structure in which the AM chip 1 is mounted is shown. Also, the third
The figure shows a structure in which ■ and V are taken from independent DDSS pads, and ■ is connected to a grain boundary type semiconductor capacitor D capacitor body 3, and ■ is connected to a lead frame 5 by SS bonding wires 6.
いずれの構造も、第1図に示すDRAMと同様、実装密
度が大幅に向上し、チップからみた誘電損失も1/2以
下に低減した。In both structures, as with the DRAM shown in FIG. 1, the packaging density has been greatly improved, and the dielectric loss seen from the chip has been reduced to less than half.
[発明の効果コ
以上説明したように、本発明によると、従来利用されて
いなかったICチップの裏面に誘電体板を貼付けること
により、実装密度が向上した、コンデンサーを具備する
複合電子部品を容易に得ることが出来る。また、配線引
き回しによるインダクタンス成分を殆ど無視することが
出来るため、素子の高速動作が可能となる。[Effects of the Invention] As explained above, according to the present invention, by pasting a dielectric plate on the back side of an IC chip, which has not been used in the past, it is possible to create a composite electronic component equipped with a capacitor with improved packaging density. It can be obtained easily. Furthermore, since the inductance component due to wiring can be almost ignored, the device can operate at high speed.
第1図は、本発明の一実施例に係る、DRAMチップの
裏面にバイパス用コンデンサーを具備する複合電子部品
を示す断面図、第2図及び第3図は、第1図に示す複合
電子部品の変形例を示す断面図、第4図は、従来のバイ
パス用コンデンサとICチップトノ接続を示す図である
。
1・・・DRAMチップ、2,4・・Agペースト、3
・・・粒界型半導体コンデンサー素体、5・・・リード
フレーム、6・・・ハイブリッドIC基板、7・・ボン
ディングワイヤ。FIG. 1 is a sectional view showing a composite electronic component including a bypass capacitor on the back side of a DRAM chip according to an embodiment of the present invention, and FIGS. 2 and 3 are a sectional view of the composite electronic component shown in FIG. 1. FIG. 4 is a sectional view showing a modification of the conventional bypass capacitor and an IC chip top connection. 1...DRAM chip, 2,4...Ag paste, 3
... Grain boundary type semiconductor capacitor element body, 5... Lead frame, 6... Hybrid IC board, 7... Bonding wire.
Claims (5)
れた誘電体板とを具備する複合電子部品。(1) A composite electronic component comprising an IC chip and a dielectric plate attached to the back surface of the IC chip.
設けられていることを特徴とする請求項1に記載の複合
電子部品。(2) The composite electronic component according to claim 1, wherein a first conductive paste layer is provided on the back surface of the IC chip.
ムとの間に挟み込まれていることを特徴とする請求項1
に記載の複合電子部品。(3) Claim 1, wherein the dielectric plate is sandwiched between the IC chip and a lead frame.
Composite electronic components described in .
第2の導体ペースト層が設けられていることを特徴とす
る請求項3に記載の複合電子部品。(4) The composite electronic component according to claim 3, wherein a second conductive paste layer is provided on a surface of the dielectric plate facing the lead frame.
設けられ、かつ前記誘電体板の前記リードフレームとの
対向面に第2の導体ペースト層が設けられていることを
特徴とする請求項3に記載の複合電子部品。(5) A first conductive paste layer is provided on the back surface of the IC chip, and a second conductive paste layer is provided on the surface of the dielectric plate facing the lead frame. Composite electronic component according to item 3.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1237510A JPH03101158A (en) | 1989-09-13 | 1989-09-13 | Composite electronic component |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1237510A JPH03101158A (en) | 1989-09-13 | 1989-09-13 | Composite electronic component |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH03101158A true JPH03101158A (en) | 1991-04-25 |
Family
ID=17016392
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1237510A Pending JPH03101158A (en) | 1989-09-13 | 1989-09-13 | Composite electronic component |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH03101158A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008028004A (en) * | 2006-07-19 | 2008-02-07 | Toshiba Corp | Semiconductor device |
JP2008251901A (en) * | 2007-03-30 | 2008-10-16 | Fuji Electric Device Technology Co Ltd | Composite semiconductor device |
-
1989
- 1989-09-13 JP JP1237510A patent/JPH03101158A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008028004A (en) * | 2006-07-19 | 2008-02-07 | Toshiba Corp | Semiconductor device |
JP2008251901A (en) * | 2007-03-30 | 2008-10-16 | Fuji Electric Device Technology Co Ltd | Composite semiconductor device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6331221B1 (en) | Process for providing electrical connection between a semiconductor die and a semiconductor die receiving member | |
US5656856A (en) | Reduced noise semiconductor package stack | |
JPS6355213B2 (en) | ||
JP3245329B2 (en) | Package for storing semiconductor elements | |
JPH01166543A (en) | Vlsi package | |
JPS629642A (en) | Manufacture of semiconductor device | |
JPH0454973B2 (en) | ||
TW200531246A (en) | Semiconductor package | |
US20050093121A1 (en) | Chip package and substrate | |
US6717250B1 (en) | Stacked semiconductor apparatus and electronic device including stacked semiconductor apparatus | |
JPH03101158A (en) | Composite electronic component | |
JPH10321791A (en) | Operational amplifier | |
JPH0645504A (en) | Semiconductor device | |
JPS6227544B2 (en) | ||
JP3246166B2 (en) | Thin film capacitors | |
JP2541532B2 (en) | Semiconductor module | |
JP2977049B2 (en) | Electronic functional circuit device for surface mounting | |
JPS589585B2 (en) | Dense hinge lead frame | |
JPS63108763A (en) | Semiconductor integrated circuit | |
JPH07183470A (en) | Semiconductor device | |
JP3122434B1 (en) | Large non-hermetic multi-chip module package | |
JP2004228259A (en) | Semiconductor device and electronic equipment using the same | |
JPH0846133A (en) | Semiconductor device incorporating capacitor | |
JPH02210858A (en) | Semiconductor device | |
JP3214614B2 (en) | Power supply noise reduction package |