JPH02202137A - Switching system for digital transmission line - Google Patents

Switching system for digital transmission line

Info

Publication number
JPH02202137A
JPH02202137A JP2123489A JP2123489A JPH02202137A JP H02202137 A JPH02202137 A JP H02202137A JP 2123489 A JP2123489 A JP 2123489A JP 2123489 A JP2123489 A JP 2123489A JP H02202137 A JPH02202137 A JP H02202137A
Authority
JP
Japan
Prior art keywords
digital information
digital
digital transmission
transmission line
majority
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2123489A
Other languages
Japanese (ja)
Inventor
Katsuichi Kajima
鹿嶋　克一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP2123489A priority Critical patent/JPH02202137A/en
Publication of JPH02202137A publication Critical patent/JPH02202137A/en
Pending legal-status Critical Current

Links

Landscapes

  • Detection And Prevention Of Errors In Transmission (AREA)

Abstract

PURPOSE:To prevent digital information from being missed due to the switching of a digital transmission line by outputting the digital information which takes majority logic out of the digital information sent via the digital transmission lines of three or more odd systems. CONSTITUTION:It is assumed that the digital information (a) of each system transmitted via the digital transmission line 3 is deformed to the digital information (a1) due to the defective state of the digital transmission line of one system at the time of reception at a phase arranging circuit 4. Firstly, phase arrangement of the digital information (a) and (a1) of three systems received at the phase arrangement circuit 4, respectively are performed by a synchronizing signal, and after that, the processings of the majority logic for the digital information (a) and (a1) of the three systems are performed at a majority circuit 5, and finally, the digital information (a) of majority as a result is outputted to an output terminal 6. In such a way, it is possible to prevent the digital transmission line from being hit at the time of switching the line.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明はディジタル伝送路の切替システムに関し、特に
複数系統あるディジタル伝送路の切替システムに関する
。DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a switching system for digital transmission lines, and more particularly to a switching system for digital transmission lines having a plurality of systems.

〔従来の技術〕[Conventional technology]

従来、この種のディジタル伝送路の切替システムは、２
系統のディジタル伝送路に対し受信側に切替器を設置し
、２系統のうちどちらか一方の系統のディジタル情報を
使用する切替システムとなっていた。Conventionally, this type of digital transmission line switching system has two
A switching device was installed on the receiving side for the digital transmission line of the system, and the switching system used digital information from one of the two systems.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

上述した従来のディジタル伝送路の切替システムは、２
系統のディジタル伝送路内の一方の系統を切替器を用い
て出力するため、切替時にディジタル伝送路が瞬断する
という欠点がある。The conventional digital transmission line switching system described above has two
Since one of the digital transmission lines of the system is output using a switch, there is a drawback that the digital transmission line is momentarily interrupted when switching.

〔課題を解決するための手段〕[Means to solve the problem]

本発明のディジタル伝送路の切替システムは、−ディジ
タル情報を３系統以上の奇数系統のディジタル伝送路の
おのおのに同時伝送する伝送手段と、伝送された前記奇
数系統のディジタル情報を受信して位相を合せた上で多
数決論理を取り、受信したディジタル情報の中から多数
決のディジタル情報を出力する出力手段とを有している
。The digital transmission path switching system of the present invention includes: - transmission means for simultaneously transmitting digital information to each of three or more odd-numbered systems of digital transmission paths; and an output means for performing majority logic on the received digital information and outputting majority-ruled digital information from among the received digital information.

〔実施例〕〔Example〕

次に、本発明について図面を参照して説明する。 Next, the present invention will be explained with reference to the drawings.

第１図は本発明の一実施例を示すブロック図である。FIG. 1 is a block diagram showing one embodiment of the present invention.

第１図において、本実施例は入力信号端子１を介して受
信したディジタル情報を３系統のディジタル伝送路３に
ほぼ同時に送信する分配器２と、ディジタル伝送路３を
介して送られてくるディジタル情報を受信して位相合せ
を行う位相合せ回路４と、位相合せを行った３系統のデ
ィジタル情報の多数決論理を取って多数決側のディジタ
ル情報を出力信号端子６へ出力する多数決回路５とを有
して構成している。In FIG. 1, this embodiment includes a distributor 2 that transmits digital information received via an input signal terminal 1 to three digital transmission lines 3 almost simultaneously, and a digital It has a phase matching circuit 4 that receives information and performs phase matching, and a majority decision circuit 5 that takes the majority logic of the three systems of phase-matched digital information and outputs the digital information on the majority decision side to the output signal terminal 6. It is configured as follows.

次に、本実施例の動作について説明する。Next, the operation of this embodiment will be explained.

入力信号端子１を介してディジタル情報ａを受信した分
配器２は、３系統のディジタル伝送路３それぞれにディ
ジタル情報ａを送信する。The distributor 2, which has received the digital information a via the input signal terminal 1, transmits the digital information a to each of the three digital transmission lines 3.

ディジタル伝送路３を介して伝送されてくる各系統のデ
ィジタル情報ａは位相合せ回路４の受信時点で１系統の
ディジタル伝送路３の状態が悪くディジタル情報ａ１に
変形したとする。It is assumed that the digital information a of each system transmitted via the digital transmission path 3 is transformed into digital information a1 at the time of reception by the phase matching circuit 4 because one system of the digital transmission path 3 is in poor condition.

まず、位相合せ回路４で受信しな３系統それぞれのディ
ジタル情報ａ、ａｌを同期信号によって位相合せを行っ
た上、多数決回路５で３系統それぞれのディジタル情報
ａ、ａｌの多数決論理の処理が行われ、結果的に多数決
のディジタル情報ａが出力信号端子６に出力される。First, the phase matching circuit 4 performs phase matching on the digital information a and al of the three channels that are not received using a synchronizing signal, and then the majority logic processing of the digital information a and al of the three channels is performed in the majority decision circuit 5. As a result, the majority-voted digital information a is output to the output signal terminal 6.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明は、３系統以上の奇数系統の
ディジタル伝送路を介して伝送されてくるディジタル情
報の内多数決論理を取ったディジタル情報を出力するこ
とにより、等価的に無瞬断でディジタル伝送路を切替え
たことになるので、従来のようなディジタル伝送路の切
替時によるディジタル情報の欠落がなくなり、ディジタ
ル情報伝送の信頼性を向上させることができる効果があ
る。As explained above, the present invention outputs digital information obtained by taking the majority logic out of the digital information transmitted through three or more odd-numbered digital transmission lines, so that it can be transmitted without interruption. Since the digital transmission path is switched, there is no loss of digital information due to switching of the digital transmission path as in the conventional method, and the reliability of digital information transmission can be improved.

【図面の簡単な説明】[Brief explanation of the drawing]

第１図は本発明の一実施例を示すブロック図である。 １・・・入力信号端子、２・・・分配器、３・・・ディ
ジタル伝送路、４・・・位相合せ回路、５・・・多数決
回路、６・・・出力信号端子。FIG. 1 is a block diagram showing one embodiment of the present invention. DESCRIPTION OF SYMBOLS 1... Input signal terminal, 2... Distributor, 3... Digital transmission path, 4... Phase matching circuit, 5... Majority circuit, 6... Output signal terminal.

Claims (1)

【特許請求の範囲】[Claims] 一ディジタル情報を３系統以上の奇数系統のディジタル
伝送路のおのおのに同時伝送する伝送手段と、伝送され
た前記奇数系統のディジタル情報を受信して位相を合せ
た上で多数決論理を取り、受信したディジタル情報の中
から多数決のディジタル情報を出力する出力手段とを有
することを特徴とするディジタル伝送路の切替システム
。A transmission means for simultaneously transmitting one digital information to each of three or more odd-numbered digital transmission lines, and a transmission means that receives the transmitted digital information of the odd-numbered systems, matches the phase, takes majority logic, and receives it. 1. A switching system for a digital transmission path, comprising: output means for outputting majority-voted digital information from among digital information.
JP2123489A 1989-01-30 1989-01-30 Switching system for digital transmission line Pending JPH02202137A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2123489A JPH02202137A (en) 1989-01-30 1989-01-30 Switching system for digital transmission line

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2123489A JPH02202137A (en) 1989-01-30 1989-01-30 Switching system for digital transmission line

Publications (1)

Publication Number Publication Date
JPH02202137A true JPH02202137A (en) 1990-08-10

Family

ID=12049345

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2123489A Pending JPH02202137A (en) 1989-01-30 1989-01-30 Switching system for digital transmission line

Country Status (1)

Country Link
JP (1) JPH02202137A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6956891B2 (en) 2000-11-15 2005-10-18 Go-Cdma Limited Method and apparatus for non-linear code-division multiple access technology
JP2011146953A (en) * 2010-01-15 2011-07-28 Rib Laboratory Inc Communication circuit, communication network and connecting apparatus

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6956891B2 (en) 2000-11-15 2005-10-18 Go-Cdma Limited Method and apparatus for non-linear code-division multiple access technology
JP2011146953A (en) * 2010-01-15 2011-07-28 Rib Laboratory Inc Communication circuit, communication network and connecting apparatus
US8917793B2 (en) 2010-01-15 2014-12-23 Rib Laboratory, Inc. Communication circuit, communication network, and connecting apparatus

Similar Documents

Publication Publication Date Title
US3908084A (en) High frequency character receiver
US6064670A (en) Matrix for switching between two multiplex groups
US3959589A (en) Digital bit stream synchronizer
US4191941A (en) Switch matrix for data transfers
US3581075A (en) Arrangement for disconnecting a defective local concentrator in a data transmission system
JPH02202137A (en) Switching system for digital transmission line
US3459893A (en) Multiple trunk digital switching synchronization
US6510134B1 (en) Non-break change-over device for redundancy system in information transmission systems
JPS6017278B2 (en) Selection signal transmission method in electronic exchange
KR100197439B1 (en) Apparatus for communicating processor with device in switching system
JPS63102521A (en) Reception mechanism for ring coupling system
JPH06216921A (en) Optical multi-way communication system
JP2840654B2 (en) Optical FIFO memory
JPS6379434A (en) Reception data switching device
JP2531078B2 (en) Wireless transmission system
KR100192523B1 (en) Facsimile and message transmission method
JPH04354451A (en) Test circuit for subscriber line carrier equipment
JPS6223651A (en) Data transmission equipment
KR19980077118A (en) Data changer for simple redundancy of many-to-many path systems
JPS63283227A (en) Control circuit for line switching device
JPH02177618A (en) Signal transmission system
JPS6198040A (en) Wiring processing system between master station and slave station
JPH0226154A (en) Switching circuit for cyclic digital transmission
JPH05244143A (en) Clock switching system
JPH04157930A (en) Redundant system configuration system