JPH0220154A - Multi-phase phase detecting circuit - Google Patents

Multi-phase phase detecting circuit

Info

Publication number
JPH0220154A
JPH0220154A JP17051588A JP17051588A JPH0220154A JP H0220154 A JPH0220154 A JP H0220154A JP 17051588 A JP17051588 A JP 17051588A JP 17051588 A JP17051588 A JP 17051588A JP H0220154 A JPH0220154 A JP H0220154A
Authority
JP
Japan
Prior art keywords
phase
phase angle
input signals
signals
detector
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP17051588A
Other languages
Japanese (ja)
Inventor
Shuichi Yoshikawa
修一 吉川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Priority to JP17051588A priority Critical patent/JPH0220154A/en
Publication of JPH0220154A publication Critical patent/JPH0220154A/en
Pending legal-status Critical Current

Links

Landscapes

  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)

Abstract

PURPOSE:To form a multi-phase detecting circuit without using a complicated and expensive circuit element like an adder, a subtracter and a multiplier by providing a first phase detector to detect the in-phase component of two input signals, a second phase detector to detect the orthogonal component of the said two input signals and a means to output the phase angle between two input signals. CONSTITUTION:The received phase modulating wave is inputted to an input terminal 1. The receiving signal is 2-branched and after one side is directly given to a first phase detector 4 and other side is shifted only by pi/2 with a pi/2 shifter 3, it is given to a second phase detector 5. The signals outputted from first and second phase detectors 4 and 5 is respectively inputted to terminals 7 and 8 of a phase angle detecting part 6. The phase angle detecting part 6 obtains a phase angles based on these signals and outputs this to an output terminal 9. Thus, since the phase angle between two input signals is directly obtained, the circuit can easily correspond to plural types of the multi- phase phase modulating system.

Description

【発明の詳細な説明】 (産業上の利用分野) 本発明は多相位相検波回路に関する。[Detailed description of the invention] (Industrial application field) The present invention relates to a polyphase phase detection circuit.

(従来の技術) 一般に多相位相変調波を検波するためには1位相数が偶
数の場合には位相数の半数の位相検波器が1位相数が奇
数の場合には位相数と同数の位相検波器が必要であった
。従って1位相数が多くなるにつれて必要とされる位相
検波器の個数も増大するという問題があった。
(Prior art) Generally, in order to detect a multiphase phase modulated wave, if the number of phases is an even number, a phase detector with half the number of phases, and if the number of phases is an odd number, a phase detector with the same number of phases as the number of phases is used. A detector was required. Therefore, there is a problem in that as the number of one phase increases, the number of required phase detectors also increases.

この問題を解決するために、2入力信号の同相成分及び
直交成分をそれぞれ検出する2個の位相検波器を有する
回路構成で多相位相変調波を検波することができる位相
検波回路が開発されている。
To solve this problem, a phase detection circuit has been developed that can detect polyphase modulated waves with a circuit configuration that has two phase detectors that detect the in-phase and quadrature components of two input signals, respectively. There is.

この種の位相検波回路では、2個の位相検波器の出力信
号に検出する位相角に基づいて重み付け・して加減乗算
を施すことによって、各位相角についての出力を得てい
た。
In this type of phase detection circuit, an output for each phase angle is obtained by weighting the output signals of two phase detectors based on the detected phase angles and performing addition, subtraction, and multiplication.

(発明が解決しようとする課題) 上述した2個の位相検波器を有する位相検波回路では1
位相検波器の数は少なくてすむが、複雑な処理を行う加
減乗算器が必要であった。このような加減乗算器は、ハ
ードウェアまたはソフトウェアのいずれで実現するにし
ても複雑かつ高価なものであった。
(Problem to be solved by the invention) In the phase detection circuit having the two phase detectors described above, 1
Although the number of phase detectors can be reduced, addition/subtraction multipliers that perform complex processing are required. Such addition/subtraction multipliers are complex and expensive, whether implemented in hardware or software.

本発明はこのような現状に鑑みてなされたものであり、
その目的とするところは、必要とされる位相検波器が少
なく、加減乗算器のような複雑かつ高価な回路要素を用
いることのない多相位相検波回路を提供することにある
The present invention was made in view of the current situation, and
The objective is to provide a multiphase phase detection circuit that requires fewer phase detectors and does not use complex and expensive circuit elements such as addition/subtraction multipliers.

(課題を解決するための手段) 本発明の多相位相検波回路は、2入力信号の同相成分を
検出する第1の位相検波器、該2人カ信号の直交成分を
検出する第2の位相検波器、及び該第1及び第2の位相
検波器の出力信号が入力され、該2入力信号の間の位相
角を出力する手段を備えており、そのことにより上記目
的が達成される。
(Means for Solving the Problems) The multiphase phase detection circuit of the present invention includes a first phase detector that detects in-phase components of two input signals, and a second phase detector that detects orthogonal components of the two-input signals. A detector and means for inputting output signals of the first and second phase detectors and outputting a phase angle between the two input signals are provided, thereby achieving the above object.

(実施例) 以下に本発明を実施例について説明する。(Example) The present invention will be described below with reference to Examples.

第1図に本発明の一実施例の概略ブロック図を示す。入
力端子1には受信された位相変調波が入力される。この
受信信号は2分岐され、一方は第1の位相検波器4に直
接与えられ、他方はπ/2移相器3によってπ/2だけ
移相された後筒2の位相検波器5に与えられる。第1及
び第2の位相検波器4,5にはまた。入力端子2より入
力される基準位相信号が与えられる。従って2位相検波
器4では、受信信号と基準位相信号との同相成分が検出
され2両信号の間の位相角をθ(−π≦θくπ)とする
と、  cosθに比例する信号が出力される。また位
相検波器5では受信信号と基準位相信号との直交成分が
検出され、  sinθに比例する信号が出力される。
FIG. 1 shows a schematic block diagram of an embodiment of the present invention. A received phase modulated wave is input to input terminal 1 . This received signal is branched into two, one being given directly to the first phase detector 4, and the other being given to the phase detector 5 of the rear tube 2 whose phase has been shifted by π/2 by the π/2 phase shifter 3. It will be done. Also in the first and second phase detectors 4 and 5. A reference phase signal input from input terminal 2 is provided. Therefore, the two-phase detector 4 detects the in-phase component of the received signal and the reference phase signal, and if the phase angle between the two signals is θ (-π≦θ×π), a signal proportional to cos θ is output. Ru. Further, the phase detector 5 detects orthogonal components between the received signal and the reference phase signal, and outputs a signal proportional to sin θ.

第1及び第2の位相検波器4.5から出力された信号は
位相角検出部6の端子7.8にそれぞれ入力される。位
相角検出部6はこれらの信号に基づいて位相角θを求め
、これを出力端子9に出力する。
The signals output from the first and second phase detectors 4.5 are input to terminals 7.8 of the phase angle detection section 6, respectively. The phase angle detection section 6 determines the phase angle θ based on these signals and outputs it to the output terminal 9.

このように本実施例の位相検波回路は2入力信号間の位
相角を直接求める構成をとっているので複数種類の多相
位相変調方式に容易に対応できる。
As described above, the phase detection circuit of this embodiment is configured to directly obtain the phase angle between two input signals, and therefore can easily accommodate a plurality of types of polyphase phase modulation methods.

位相角検出部6の構成の一例を第2図に示す。An example of the configuration of the phase angle detection section 6 is shown in FIG.

この例では1位相角検出部6は、端子7及び8に入力さ
れる信号をそれぞれ量子化してデジタルデータ化する2
個の量子化器61.62と、後述するように、−π〜π
の範囲の位相角が符号化された形で格納されているRO
Mテーブル63と、量子化器61゜62の出力データに
基づいてROMテーブル63をアクセスするためのアド
レスを発生するアドレス発生器64とを備えている。量
子化器61. G2の出力データの組み合わせに従って
アドレス発生器64により得られたアドレスを用いて、
  ROMテーブル63がアクセスされる。170Mテ
ーブル63内のアクセスされた位置に格納されている位
相角データが出力端子9に出力される。
In this example, the phase angle detection unit 6 quantizes the signals input to the terminals 7 and 8, respectively, and converts them into digital data.
quantizers 61 and 62, and −π to π, as described later.
RO in which phase angles in the range of are stored in encoded form
It includes an M table 63 and an address generator 64 that generates an address for accessing the ROM table 63 based on the output data of the quantizers 61 and 62. Quantizer 61. Using the address obtained by the address generator 64 according to the combination of output data of G2,
ROM table 63 is accessed. The phase angle data stored in the accessed position in the 170M table 63 is output to the output terminal 9.

この位相角検出部6の例では、  ROMテーブル63
には第3図に示すように2’=256個の8ビツトのフ
ィールド631.63L・・・に位相角データが格納さ
れている。位相角データは、−π≦θ〈πの範囲の位相
角が8ビツトの2の補数形式のデジタルデータに符号化
されたものである。この例では位相角データが8ビツト
で表現されているため、 LSBが1だけ異なる隣りあ
うフィールド631に格納されている位相角データが表
している位相角は2π/28=π/128だけ異なる。
In this example of the phase angle detection section 6, the ROM table 63
As shown in FIG. 3, phase angle data is stored in 2'=256 8-bit fields 631, 63L, . . . . The phase angle data is encoded into 8-bit two's complement digital data with a phase angle in the range -π≦θ<π. In this example, since the phase angle data is expressed in 8 bits, the phase angles represented by the phase angle data stored in adjacent fields 631 that differ by 1 in LSB differ by 2π/28=π/128.

また、0〜π/2の位相角に対応する位相角データは上
位2ビツトが「OO」である。同様にπ/2〜π、−π
〜π/2及び−π/2〜0の位相角に対応する位相角デ
ータの上位2ビツトはそれぞれrolJ、  rlo、
及び「11」である。このことにより、4相位相変調波
を検波する場合には、出力される位相角データの上位2
ビツトのみを用いることによって符号化された検波結果
を直接に得ることができる。同様に8相位相変調波を検
波する場合には上位3ヒツトを、 16相位相変調波を
検波する場合には上位4ビツトを符号化された検波結果
として直接利用することができる。一般には、2″相位
相変調波の検波においては上位nピントを検波結果とす
ればよい。
Furthermore, the upper two bits of phase angle data corresponding to phase angles from 0 to π/2 are "OO". Similarly, π/2 ~ π, -π
The upper two bits of the phase angle data corresponding to the phase angles ~π/2 and -π/2~0 are rolJ, rlo,
and "11". As a result, when detecting a four-phase phase modulated wave, the top two of the output phase angle data
By using only bits, encoded detection results can be obtained directly. Similarly, when detecting an 8-phase phase modulated wave, the top 3 hits can be used directly, and when detecting a 16-phase phase modulated wave, the top 4 bits can be used directly as the encoded detection result. Generally, in detecting a 2'' phase modulated wave, the top n focuses may be used as the detection result.

上述のように位相角検出部6を構成した場合には、同一
の構成で複数種類の多相位相変調方式に極めて容易に対
応することができる。尚ROMテーブル63のフィール
ド数及び各フィールドの長さは上述したものに限定され
ない。
When the phase angle detection section 6 is configured as described above, it is possible to extremely easily support a plurality of types of polyphase modulation methods with the same configuration. Note that the number of fields in the ROM table 63 and the length of each field are not limited to those described above.

位相角検出部6の他の構成例を第4図に示す。Another example of the configuration of the phase angle detection section 6 is shown in FIG.

端子7及び8に入力される信号はアークタンジェント器
65に与えられる。アークタンジェント器65は端子7
及び8にそれぞれ人力されるCO3θに比例する信号及
びsin θに比例する信号からtanθを求め、これ
にアークタンジェント操作を施してπ〜πの範囲で2個
の位相角θを得る。また。
The signals input to terminals 7 and 8 are applied to an arctangent generator 65. Arctangent device 65 is connected to terminal 7
tan θ is obtained from a signal proportional to CO3 θ and a signal proportional to sin θ which are manually inputted to 8 and 8, and is subjected to arctangent operation to obtain two phase angles θ in the range of π to π. Also.

端子7に入力される信号は正負判定器66に与えられる
。正負判定器66は人力された信号の正負を判定し5判
定結果を出力する。該2個の位相角及び該判定結果は選
択器67に入力され、ここで1該判定結果に基づいて該
2個の位相角の内のいずれかが選択される。尚、アーク
タンジェント器65における計算アルゴリズムは、ハー
ドウェアまたはソフトウェアのいずれで実現してもよい
。また、正負判定器66への入力信号としては端子8に
人力される信号を採用することも可能である。
The signal input to the terminal 7 is given to a sign/negative determiner 66 . The positive/negative determiner 66 determines whether the manually input signal is positive or negative and outputs five determination results. The two phase angles and the determination result are input to the selector 67, where one of the two phase angles is selected based on the determination result. Note that the calculation algorithm in the arctangent unit 65 may be realized by either hardware or software. Further, as the input signal to the positive/negative determiner 66, it is also possible to employ a signal input manually to the terminal 8.

(発明の効果) 本発明によれば1位相検波器の数が少なり、シかも複雑
な加減乗算器を要しない新規な構成を有する多相位相検
波回路が提供される。本発明の多相位相検波回路は2入
力信号間の位相角自体を得ることができるので、複数種
類の多相位相変調方式に容易に対応することができる。
(Effects of the Invention) According to the present invention, a polyphase phase detection circuit is provided which has a novel configuration in which the number of single-phase detectors is reduced and does not require complicated addition/subtraction multipliers. Since the polyphase phase detection circuit of the present invention can obtain the phase angle itself between two input signals, it can easily correspond to a plurality of types of polyphase phase modulation methods.

特に1位相角を符号化された形式で出力するような構成
をとった場合には検波結果をデコードするためのデコー
ダも不要となる。
In particular, when a configuration is adopted in which one phase angle is output in an encoded format, a decoder for decoding the detection result is also unnecessary.

土−旧M伐l「「へ4哩 第1図は本発明の一実施例の概略ブロック図第2図は上
記実施例の位相角検出部の構成の一例を示すブロック図
、第3図は第2図に示した位相角検出部が備えるROM
テーブルの詳細を示す図。
Figure 1 is a schematic block diagram of one embodiment of the present invention. Figure 2 is a block diagram showing an example of the configuration of the phase angle detection section of the above embodiment. ROM included in the phase angle detection section shown in FIG.
A diagram showing details of a table.

第4図は位相角検出部の構成の他の例を示す概略フ′ロ
ンク図である。
FIG. 4 is a schematic front diagram showing another example of the configuration of the phase angle detection section.

1.2・・・入力端子13・・・π/2移相器、4・・
・第1の位相検波器、5・・・第2の位相検波器、6・
・・位相角検出部、9・・・出力端子。
1.2...Input terminal 13...π/2 phase shifter, 4...
・First phase detector, 5...Second phase detector, 6・
...Phase angle detection section, 9...Output terminal.

以   」二2.

Claims (1)

【特許請求の範囲】 1、2入力信号の同相成分を検出する第1の位相検波器
、 該2入力信号の直交成分を検出する第2の位相検波器、
及び 該第1及び第2の位相検波器の出力信号が入力され、該
2入力信号の間の位相角を出力する手段を備えた多相位
相検波回路。
[Claims] A first phase detector that detects in-phase components of 1 and 2 input signals; a second phase detector that detects orthogonal components of the 2 input signals;
and a multiphase phase detection circuit comprising means for inputting output signals of the first and second phase detectors and outputting a phase angle between the two input signals.
JP17051588A 1988-07-07 1988-07-07 Multi-phase phase detecting circuit Pending JPH0220154A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17051588A JPH0220154A (en) 1988-07-07 1988-07-07 Multi-phase phase detecting circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17051588A JPH0220154A (en) 1988-07-07 1988-07-07 Multi-phase phase detecting circuit

Publications (1)

Publication Number Publication Date
JPH0220154A true JPH0220154A (en) 1990-01-23

Family

ID=15906374

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17051588A Pending JPH0220154A (en) 1988-07-07 1988-07-07 Multi-phase phase detecting circuit

Country Status (1)

Country Link
JP (1) JPH0220154A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1994029991A1 (en) * 1993-06-07 1994-12-22 Kabushiki Kaisha Toshiba Phase detector

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62206950A (en) * 1986-03-06 1987-09-11 Toshiba Corp Phase synchronization detecting circuit
JPS6363246A (en) * 1986-09-04 1988-03-19 Toshiba Corp Phase demodulation system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62206950A (en) * 1986-03-06 1987-09-11 Toshiba Corp Phase synchronization detecting circuit
JPS6363246A (en) * 1986-09-04 1988-03-19 Toshiba Corp Phase demodulation system

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1994029991A1 (en) * 1993-06-07 1994-12-22 Kabushiki Kaisha Toshiba Phase detector
AU677399B2 (en) * 1993-06-07 1997-04-24 Kabushiki Kaisha Toshiba Phase detector
US5732109A (en) * 1993-06-07 1998-03-24 Kabushiki Kaisha Toshiba Phase detector

Similar Documents

Publication Publication Date Title
US5517689A (en) Phase detecting method and phase detector and FM receiver using phase detecting method
US4710892A (en) Phase calculation circuitry in digital television receiver
US5521559A (en) Signal oscillator, FM modulation circuit using the same, and FM modulation method
US4567442A (en) Method and apparatus for demodulating time-discrete frequency-modulated signals
JPH07170126A (en) Digital frequency demodulator
JPH0220154A (en) Multi-phase phase detecting circuit
GB2234411A (en) Integrated circuit for digital demodulation
US5068876A (en) Phase shift angle detector
KR950005160B1 (en) Integrated digital fm discriminator
US20020101939A1 (en) Fixed-point DSP implementation of FM demodulation and decoding
JP4411745B2 (en) Phase noise elimination device
JPH05347643A (en) Phase comparator
RU2159016C2 (en) Method and device for phase angle detection
JP2705542B2 (en) Frequency error detector
JP3394788B2 (en) Frequency discriminator
JPH0220153A (en) 4-phase and 8-phase phase detecting circuits
JP3193081B2 (en) Angular modulation signal demodulator
JP3413902B2 (en) Frequency shift keying data demodulator
JP2660483B2 (en) Inversion prevention device
JP3109452B2 (en) PSK demodulation circuit
JPH06195871A (en) Prevention device for inversion phenomenon
JP3260691B2 (en) Unique word detection circuit
KR0156415B1 (en) Signal phase detecting apparatus
JP3271191B2 (en) Phase discriminator
JP2870121B2 (en) FM demodulator