JPH0219971Y2 - - Google Patents

Info

Publication number
JPH0219971Y2
JPH0219971Y2 JP1984014852U JP1485284U JPH0219971Y2 JP H0219971 Y2 JPH0219971 Y2 JP H0219971Y2 JP 1984014852 U JP1984014852 U JP 1984014852U JP 1485284 U JP1485284 U JP 1485284U JP H0219971 Y2 JPH0219971 Y2 JP H0219971Y2
Authority
JP
Japan
Prior art keywords
semiconductor element
external lead
connection
lead wire
base electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1984014852U
Other languages
English (en)
Other versions
JPS60129136U (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1984014852U priority Critical patent/JPS60129136U/ja
Publication of JPS60129136U publication Critical patent/JPS60129136U/ja
Application granted granted Critical
Publication of JPH0219971Y2 publication Critical patent/JPH0219971Y2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L24/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L24/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/84Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/4005Shape
    • H01L2224/4009Loop shape
    • H01L2224/40095Kinked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401Disposition
    • H01L2224/40151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/40221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/40245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/40247Connecting the strap to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/83801Soldering or alloying
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/8434Bonding interfaces of the connector
    • H01L2224/84345Shape, e.g. interlocking features
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848Bonding techniques
    • H01L2224/84801Soldering or alloying
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)

Description

【考案の詳細な説明】 本考案は半導体素子と外部リード線とを接続す
る接続板を有する半導体装置の構造に関するもの
である。以下図面を参照して説明する。
第1図a,bは従来装置の平面図及び部分断面
図、又第2図a,bはその説明図で図中1はベー
ス電極(板)、1aは外部取付孔、1b及び1c,
1dはベース電極1と一体及び分離された外部リ
ード線で夫々ベース電極1とは高低関係に配設さ
れている。2は半導体素子(例えばダイオードチ
ツプ)で一方の電極部が半田2aによりベース電
極上に接着され、ベース電極1と同様に外部リー
ド線1b乃至1dと高低関係に配設されている。
次に3は外部リード線(1c,1d)と半導体素
子1の他方の電極部に夫々半田接続される接続
板、3aは半導体素子1との接着面に設けた突起
である。以下この装置について第2図を参照して
説明する。a図は半導体素子等の組立状態(半田
付前)を示し、4は半田(シート状)である。こ
の状態では接続板3の一端即ち外部リード線1c
との接続面が互いに平行面であり、一方半導体素
子は半田2aを介してベース電極1と又半田2b
を介して接続板3の突起3aと夫々上記接続面に
比し小面積で接触状態に置かれている。そこで該
接続板3は両端部が高低差を有して外部リード線
1c及び半導体素子2間で保持され、しかも外部
リード線との接触面が比較的大きいことと相俟つ
て半田溶解時に該接続板3が追随できず、換言す
れば半導体チツプ2が引つ張られて第2図bに示
す如く半導体素子2が接続不良を起し、半田2
a,2bが均一にならず半田の薄い所で接着不良
或は熱疲労不良等の原因となる。またこのことは
ベース電極1と外部リード線1cとの折り曲げ高
さや接続板3の加工精度のバラツキも接続不良を
起す原因となつていた。本考案は上記の欠点を解
消し、半田付時の半田の溶解による接続板の下降
追随性を良くするとともに、使用部品の加工精度
のバラツキによる接続板の接続不良を防止した半
導体装置を提供するものである。第3図a,bは
本考案の実施例図でa図は組立時(半田付前)、
b図は半田付後の断面図、第4図a,bは接続板
の斜視図で1はベース電極、2は半導体素子、5
は外部リード線、3は接続板、6は封止樹脂であ
る。前記接続板3は第4図に示すように外部リー
ド線5との接続部が凸起状(a図)又はV字状
(b図)になつている。即ち第3図aに示す半田
付前の状態であつても接続板3は自由度をもち従
つて半田2a,2b,4の溶解した状態では半導
体素子2は第3図bの如く接続部の半田の表面張
力に作用されることなく適性な接続が得られる。
同様にベース電極や接続板の折り曲げ高さのバラ
ツキがあつても突起のあることにより容易に吸収
できる。上記実施例は接続板3の接続部に突起3
bを設けた図を示したが外部リード線5の接続部
に同様の突起を設けても同様の効果が得られる。
以上の説明から明らかなように本考案によれば接
続部に突起を設けることにより半田付時の半導体
素子と接続板との接続が部品精度に左右されるこ
となく容易に出来、しかも接続板を使用する他の
半導体装置に容易に応用できる等実用上の効果は
大きい。
【図面の簡単な説明】
第1図、第2図は従来構造図及びその説明図、
第3図、第4図は本考案の一実施例構造図であ
る。 図において1はベース電極(板)、1aは取付
孔、1b,1c,1dは外部リード線、2は半導
体素子、2a,2bは半田、3は接続板、3a,
3bは突起部、4は半田、5は外部リード線、6
はモールド樹脂である。

Claims (1)

    【実用新案登録請求の範囲】
  1. ベース電極と、前記ベース電極上に一方の電極
    部が接着された半導体素子と、前記半導体素子と
    高低関係に配設された外部リード線と、前記半導
    体素子の他方の電極部と外部リード線との2点間
    を夫々半田接続する接続板を有する半導体装置に
    おいて、前記接続板の半導体素子との接続面及び
    外部リード線との接続面に突起部を設けたことを
    特徴とする半導体装置。
JP1984014852U 1984-02-03 1984-02-03 半導体装置 Granted JPS60129136U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1984014852U JPS60129136U (ja) 1984-02-03 1984-02-03 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1984014852U JPS60129136U (ja) 1984-02-03 1984-02-03 半導体装置

Publications (2)

Publication Number Publication Date
JPS60129136U JPS60129136U (ja) 1985-08-30
JPH0219971Y2 true JPH0219971Y2 (ja) 1990-05-31

Family

ID=30500155

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1984014852U Granted JPS60129136U (ja) 1984-02-03 1984-02-03 半導体装置

Country Status (1)

Country Link
JP (1) JPS60129136U (ja)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2528687Y2 (ja) * 1988-06-06 1997-03-12 日本電信電話株式会社 プレナ−型2端子双方向サイリスタ
JP5398608B2 (ja) * 2010-03-18 2014-01-29 新電元工業株式会社 半導体装置の内部接続構造、及び、半導体装置
US9129931B2 (en) 2011-03-24 2015-09-08 Mitsubishi Electric Corporation Power semiconductor module and power unit device
US10727163B2 (en) * 2016-07-26 2020-07-28 Mitsubishi Electric Corporation Semiconductor device
CN110199387B (zh) * 2017-02-20 2024-03-01 新电元工业株式会社 电子装置以及连接件

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5512728A (en) * 1978-07-14 1980-01-29 Hitachi Ltd Regin sealing type power transistor
JPS5624964A (en) * 1979-08-08 1981-03-10 Mitsubishi Electric Corp Semiconductor device

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5512728A (en) * 1978-07-14 1980-01-29 Hitachi Ltd Regin sealing type power transistor
JPS5624964A (en) * 1979-08-08 1981-03-10 Mitsubishi Electric Corp Semiconductor device

Also Published As

Publication number Publication date
JPS60129136U (ja) 1985-08-30

Similar Documents

Publication Publication Date Title
US5897337A (en) Process for adhesively bonding a semiconductor chip to a carrier film
US4402450A (en) Adapting contacts for connection thereto
JPH0219971Y2 (ja)
JPH01200583A (ja) 相互接続装置及びその製造方法
JPH0777228B2 (ja) テ−プキヤリア
JPH05291467A (ja) リードフレームおよび半導体装置
JPH0760877B2 (ja) 電力用半導体装置
JPH0451064B2 (ja)
JP2002184909A (ja) 表面実装型半導体装置
JPH07114216B2 (ja) フィルムキャリヤ型半導体装置の実装方法
JPH0635382Y2 (ja) 混成集積回路のリード端子取付構造
JP2624742B2 (ja) 混成集積回路装置およびリードフレーム
JPH1140728A (ja) リードフレーム及びそのリードフレームを用いた電子部品並びにその電子部品の製造方法
JPH073646Y2 (ja) 半導体装置の構造
JPH0612614Y2 (ja) 回路基板ユニツト
JPS6314464Y2 (ja)
JP2521530Y2 (ja) 半導体モジュール
JPH0631723Y2 (ja) 半導体装置
JPS6225906Y2 (ja)
JP2536568B2 (ja) リ―ドフレ―ム
JPH0126122Y2 (ja)
JPH01153648U (ja)
JPS61225827A (ja) 半導体素子の実装構造
JPS5919469B2 (ja) 半導体装置の製造方法
JPH0543294B2 (ja)