JPH02188922A - Electronic device and manufacture thereof - Google Patents

Electronic device and manufacture thereof

Info

Publication number
JPH02188922A
JPH02188922A JP602989A JP602989A JPH02188922A JP H02188922 A JPH02188922 A JP H02188922A JP 602989 A JP602989 A JP 602989A JP 602989 A JP602989 A JP 602989A JP H02188922 A JPH02188922 A JP H02188922A
Authority
JP
Japan
Prior art keywords
tiw
alloy
film
tin
wiring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP602989A
Other languages
Japanese (ja)
Inventor
Yasushi Kawabuchi
靖 河渕
Hitoshi Onuki
仁 大貫
Kunio Miyazaki
邦夫 宮崎
Katsuhiko Shioda
塩田 勝彦
Motohiro Suwa
元大 諏訪
Masayasu Nihei
二瓶 正恭
Shinichi Fukada
晋一 深田
Tatsuo Itagaki
板垣 達夫
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP602989A priority Critical patent/JPH02188922A/en
Publication of JPH02188922A publication Critical patent/JPH02188922A/en
Pending legal-status Critical Current

Links

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

PURPOSE:To obtain a wiring material whose stress-migration-resistant property and electromigration-resistant property with reference to a wiring film are both excellent by a method wherein the wiring layer is constituted of a laminated film by an Al alloy and TiW or TiN and an Mg or Be film is formed at an interface between the Al alloy and the TiW or TiN. CONSTITUTION:In an electronics device having wiring films 4 to 6 on a semiconductor or insulator substrate 1, said wiring films 4 to 6 are constituted of a laminated film by an Al alloy 4 and TiW or Tin 5 and an Mg or Be film 6 is formed at an interface between the Al alloy 4 and the TiW or TiN 5. For example, an Al alloy 4 contains less than 5wt.% each of Pd, Pt, Si, Li, Be, Mg, Mn, Fe, Co, Ni, Cu, La and Ce and its remaining part is composed of Al, or TiW or TiN 5 contains less than 20wt.% of Mg or Be. when either Mg or Be or both are added in advance, the Al alloy 4 and the TiW or TiN 5 are laminated directly, and wiring films 4 to 6 are formed.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、エレクトロニクス装置、特に、Si半導体、
Ga−As半導体、各種ヤンサ、感熱ヘッド基板、液晶
、及び1発光素子の高信頼配線電極膜に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to electronic devices, particularly Si semiconductors,
The present invention relates to highly reliable wiring electrode films for Ga-As semiconductors, various types of sensors, thermal head substrates, liquid crystals, and one light emitting device.

〔従来の技術〕[Conventional technology]

従来、集積回路装置の配線でCu添加のAlが。 Conventionally, Cu-doped Al was used in the wiring of integrated circuit devices.

例えば、米国特許第3725309号に記載のように、
エレクトロマイグレーション、即ち、電気移動に起因す
る配線の断線不良を回避するために用いられてきた。
For example, as described in U.S. Pat. No. 3,725,309,
It has been used to avoid wire breakage caused by electromigration, that is, electrical migration.

現在、Al配線構造が多層になり複雑になっているため
、Al配線膜を引張応力がかかり断線してしまう、いわ
ゆる、ストレスマイグレーションによる不良も問題にな
っている。このエレクトロマイグレーション、および、
ストレスマイグレーションによる断線を防止するため、
特開昭63−29548号公報ではAlとTiW乃至T
iNを積層した配線を考案している。ところがこの構造
ではAl2とTiW乃至T i Nとの密着力が低く、
Al11層がエレクトロニクスマイグレーションによっ
て移動して配線抵抗が高くなるため、導通不良となった
り、Alが消失した部分では抵抗の高いTiW、乃至、
TiN0層を電流が流れるため、ジュール発熱による断
線が起こるという欠点がある。
At present, since Al wiring structures have become multi-layered and complicated, failures due to so-called stress migration, in which the Al wiring film is subjected to tensile stress and breaks, have also become a problem. This electromigration, and
To prevent wire breakage due to stress migration,
In Japanese Patent Application Laid-Open No. 63-29548, Al and TiW to T
We are devising a wiring layered with iN. However, in this structure, the adhesion between Al2 and TiW or TiN is low;
The Al11 layer moves due to electronics migration and the wiring resistance increases, resulting in poor conductivity and in the areas where Al disappears, TiW, which has high resistance, or
Since current flows through the TiN0 layer, there is a drawback that wire breakage occurs due to Joule heat generation.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

上記従来技術は、AlとTiW、乃至、TiNを積層さ
せることによって配線膜の耐ストレスマイグレーション
性を改善するものであるが、AlとTiW乃至TiNと
の接着性について考慮がなされておらず、耐エレクトロ
ニクスマイグレーション性は必ずしも改善されないとい
う問題があった。
The above-mentioned conventional technology improves the stress migration resistance of the wiring film by laminating Al and TiW or TiN, but it does not take into account the adhesion between Al and TiW or TiN, and the resistance There was a problem in that electronics migration performance was not necessarily improved.

本発明の目的は、配線膜の耐ストレスマイグレーション
性、及び、耐エレクトロマイグレーション性ともに優れ
た配線材料を提供することにある。
An object of the present invention is to provide a wiring material that has excellent stress migration resistance and electromigration resistance of a wiring film.

(課題を解決するための手段〕 上記目的は、Al合金膜とTiW、乃至、TiN膜との
接着性を改善することにより、達成される。
(Means for Solving the Problems) The above object is achieved by improving the adhesion between the Al alloy film and the TiW or TiN film.

そのため、TiW乃至TiN膜上にMg、又は、Be1
Iを形成し、その上にAl合金膜を形成する。
Therefore, Mg or Be1
I is formed, and an Al alloy film is formed thereon.

Mg、あるいは、Be膜がTiW乃至T i N膜の表
面に強固に接着し、その上に形成するAl合金膜とも反
応して下地のTiW乃至’1” i NとAl合金膜と
が接合される。
The Mg or Be film firmly adheres to the surface of the TiW to TiN film, and also reacts with the Al alloy film formed on it, bonding the underlying TiW to '1'' iN and Al alloy film. Ru.

同様の効果を得るため、AlターゲットにあらかじめM
g又はBeを添加しておき、TiW乃至T i NとA
lとの界面の部分を形成する際、スイッチングスパッタ
法によって、原子層レベルの厚さでMg、又は、Be入
りAl合金とTiW、乃至、T i Nとを交互に積重
ねる方法があげられる。
In order to obtain a similar effect, M
By adding g or Be, TiW to T i N and A
When forming the interface with L, a method of alternately stacking Mg or Be-containing Al alloy and TiW or TiN to a thickness on the atomic layer level by a switching sputtering method is mentioned.

また、TiW乃至TiNにMg又はBeを添加したター
ゲットを用いてもよい。
Alternatively, a target obtained by adding Mg or Be to TiW or TiN may be used.

〔作用〕[Effect]

Al合金とTiW乃至TiNとの間に形成したMg又は
Beと酸素との親和力はAlの場合よりも大きい。そこ
で、TiW表面に形成される酸化膜とMg、又は、Be
が反応して酸化物となり、熱処理によってAl中に拡散
するため強固なAl合金とTiW乃至TiNとの金属接
合が得られる。
The affinity between Mg or Be formed between the Al alloy and TiW to TiN and oxygen is greater than that in the case of Al. Therefore, the oxide film formed on the TiW surface and Mg or Be
reacts to become an oxide, which diffuses into Al through heat treatment, resulting in a strong metal bond between the Al alloy and TiW to TiN.

また、Mg又はBeはAf1以上に酸素と結合しやすい
ので、あらかじめAl、又は、TiW乃至TiN中に添
加しておいても、界面清浄化作用があり1強力なAI2
合金とT i W乃至TiNとの金属接合が得られる。
In addition, Mg or Be is more likely to bond with oxygen than Af1, so even if it is added to Al or TiW or TiN in advance, it has an interface cleaning effect and is a strong AI2.
A metallic bond between the alloy and T i W to TiN is obtained.

−度、金属接合するとA、 Q合金とT i W乃至T
iN膜は一体となり、Alだけがエレクトロマイグレー
ションによって移動することもなく、高電流密度の条件
に耐える高信頼配線が得られる。
- degree, when metal bonded, A, Q alloy and T i W to T
The iN film is integrated, and only Al does not move due to electromigration, resulting in highly reliable wiring that can withstand high current density conditions.

〔実施例〕 以下、本発明を実施例によって説明する。第1図は本発
明の実施例の構造を示した断面図である。
[Example] Hereinafter, the present invention will be explained with reference to Examples. FIG. 1 is a sectional view showing the structure of an embodiment of the present invention.

1は半導体基板(Si、Ga−As基板)、2はコンタ
クトホール、3は絶縁物(例えばSiO2膜)、4はA
lにPd、Pt、Si、Li、Be。
1 is a semiconductor substrate (Si, Ga-As substrate), 2 is a contact hole, 3 is an insulator (e.g. SiO2 film), 4 is A
Pd, Pt, Si, Li, Be.

Mg、Mn、Fe、Co、Ni、Cu、La。Mg, Mn, Fe, Co, Ni, Cu, La.

Ceを各々5wt%未満添加したAl合金配線、5はT
iW(Tiを5〜95重景%を含み)乃至TiN膜、6
はMg又はBe層である。
Al alloy wiring with less than 5 wt% of Ce added, 5 is T
iW (containing 5-95% Ti) to TiN film, 6
is a Mg or Be layer.

第2図は本発明の詳細な説明するためのグラフである。FIG. 2 is a graph for explaining the present invention in detail.

従来のAl−5i単層膜(0,4μm)、Al−8i 
(0,4μm)/TiW (0,2pm)、Al−8i
  (0,4,um)/Mg″(0,01μm)/Ti
W(0,2μm)の三種類の配線を用いて高温通電試験
(200℃、 5 X 106A/am”)を行い配線
寿命を評価した結果を示している。Al−8i単層膜に
比べてA Q −S i / T i W積層膜の寿命
は短くなっている。一方、A Q −S i / M 
g/ T i Wの寿命はAl−8iの十倍となってお
り。
Conventional Al-5i single layer film (0.4 μm), Al-8i
(0.4μm)/TiW (0.2pm), Al-8i
(0,4,um)/Mg″(0,01μm)/Ti
The results show the results of a high-temperature current test (200°C, 5 x 106 A/am) using three types of W (0.2 μm) wires to evaluate the wire life. The lifetime of AQ-S i /T i W stacked film is getting shorter.On the other hand, AQ-S i /M
The lifespan of g/TiW is ten times that of Al-8i.

本発明によって配線の高信頼化が可能となった。The present invention has made it possible to increase the reliability of wiring.

Al合金/ T i W積層配線はAl合合金層配線に
比べて高温放置断線による不良がきわめて少ない。
Compared to Al alloy layer wiring, Al alloy/T i W laminated wiring has extremely fewer defects due to disconnection when left at high temperatures.

それに比べて通電試験を行うと、却って、Al合金が動
き易くなり寿命が短くなるのはTiW上をAf1合金が
スリップして移動するからだと考えられる。一方、絶縁
膜とAl合金は密着性が高いため配線は動かない。そこ
でAflよりも酸素との親和力の強いMg、又は、Be
をAl合金とTiWの間にはさんでAl合金とTiWを
接合させ、AΩ合金のスリップを防止する。この方法に
より、Al単層膜のように多少Alにスリット状の欠陥
が入ってもTiWがつながっているため、Al単層膜に
比べてAΩ/ M g / T i Wの寿命は一桁以
上のびる。
In contrast, when conducting a current test, the Al alloy moves more easily and the lifespan becomes shorter, which is thought to be due to the Af1 alloy slipping and moving on the TiW. On the other hand, since the insulating film and the Al alloy have high adhesion, the wiring does not move. Therefore, Mg or Be, which has a stronger affinity for oxygen than Afl,
is sandwiched between the Al alloy and TiW to bond the Al alloy and TiW to prevent the AΩ alloy from slipping. With this method, even if there are some slit-like defects in Al like in an Al single layer film, the TiW is connected, so the lifespan of AΩ/Mg/TiW is one order of magnitude longer than that of an Al single layer film. Grow.

第3図はAl0.4μm、TiWo、27zmでA  
Q /TiW、  Al−Mg/Tie、  AM/T
iリ−Mg、Al単層の四種類の配線の通電による寿命
を示している。A fil / T i Wの寿命が最
も低くA Q −M g / T i WとA Q /
 T i W −M g配線はAl単層の五〜十倍の寿
命がある。これはMgがAlとTiW界面に拡散してゆ
き、界面にある酸化皮膜を破壊してAlとTiWとの接
合を促進するためのものである。
Figure 3 shows A with Al 0.4μm, TiWo, 27zm.
Q/TiW, Al-Mg/Tie, AM/T
It shows the lifespan of four types of wiring, i.e. Mg and Al single layer, when energized. A fil / T i W has the lowest lifespan, A Q - M g / T i W and A Q /
TiW-Mg wiring has a lifespan five to ten times longer than that of an Al single layer. This is because Mg diffuses into the interface between Al and TiW, destroys the oxide film at the interface, and promotes bonding between Al and TiW.

〔発明の効果〕〔Effect of the invention〕

本発明によれば、耐エレクトロマイグレーション性、耐
ストレスマイグレーション性ともに優れ、従来に比べ同
一温度、電流条件で百倍以上の寿命をもつ配線膜が得ら
れる。
According to the present invention, it is possible to obtain a wiring film that has excellent electromigration resistance and stress migration resistance, and has a lifespan more than 100 times longer under the same temperature and current conditions than conventional wiring films.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一実施例の構造の断面図、第2図及び
第3図は本発明の効果による耐エレクトロマイグレーシ
ョン性を示した図である。 1・・・半導体基板、2・・・コンタクトホール、3・
・・絶縁物、4・・・Al合金配線、5・・・TiW、
又は、TiN膜、6・Mg、又は、Be。 第1図 第 因 試1旅呵間 (/−L) 第 図 書に□ 、j疋将Rパ (hン
FIG. 1 is a sectional view of a structure according to an embodiment of the present invention, and FIGS. 2 and 3 are diagrams showing electromigration resistance due to the effects of the present invention. 1... Semiconductor substrate, 2... Contact hole, 3.
...Insulator, 4...Al alloy wiring, 5...TiW,
Or TiN film, 6.Mg or Be. Figure 1 Intestinal 1 Journey (/-L) In the book □,

Claims (1)

【特許請求の範囲】 1、半導体あるいは絶縁体基板上に配線膜をもつエレク
トロニクス装置において、 前記配線膜をAl合金とTiWあるいはTiNとの積層
膜で構成し、前記Al合金と前記TiWあるいは前記T
iNとの界面にMgあるいはBe膜を設けることを特徴
とするエレクトロニクス装置。 2、半導体あるいは絶縁体基板上の配線膜のAl合金は
、Pd、Pt、Si、Li、Be、Mg、Mn、Fe、
Co、Ni、Cu、La、Ceを各々5重量%未満含み
、残部がAlよりなることを特徴とするエレクトロニク
ス装置。 3、半導体あるいは絶縁体基板上の配線膜のTiWある
いはTiNは、Mg、あるいは、Beを20重量%未満
含むことを特徴とするエレクトロニクス装置。 4、特許請求項第2項または第3項において、Mgある
いはBeをAl合金とTiW、あるいは、TiNとのど
ちらか一方、あるいは両方にあらかじめ添加しておくこ
とにより、Al合金とTiWあるいはTiNとを直接積
層して配線膜とすることを特徴とするエレクトロニクス
装置。 5、特許請求項第1項、第2項、第3項または第4項に
おいて、 TiWあるいはTiN膜をスイッチングバイアススパッ
タ法で形成することを特徴とするエレクトロニクス装置
の製造方法。 6、特許請求項第4項において、 Al合金とTiWあるいはTiN膜との接合層をスイッ
チングスパッタ法で形成することを特徴とするエレクト
ロニクス装置の製造方法。 7、特許請求項第4項において、 Al合金とTiWあるいはTiN膜との接合層をスイッ
チングバイアススパッタ法で形成することを特徴とする
エレクトロニクス装置の製造方法。
[Claims] 1. In an electronics device having a wiring film on a semiconductor or insulator substrate, the wiring film is composed of a laminated film of an Al alloy and TiW or TiN, and the wiring film is composed of a laminated film of an Al alloy and the TiW or the T
An electronics device characterized by providing an Mg or Be film at the interface with iN. 2. The Al alloy of the wiring film on the semiconductor or insulator substrate is Pd, Pt, Si, Li, Be, Mg, Mn, Fe,
An electronic device comprising less than 5% by weight of each of Co, Ni, Cu, La, and Ce, with the remainder being Al. 3. An electronics device characterized in that TiW or TiN of the wiring film on the semiconductor or insulator substrate contains less than 20% by weight of Mg or Be. 4. In claim 2 or 3, by adding Mg or Be to either or both of the Al alloy and TiW or TiN in advance, the Al alloy and TiW or TiN can be combined. An electronics device characterized by directly laminating a wiring film. 5. A method for manufacturing an electronics device according to claim 1, 2, 3, or 4, characterized in that the TiW or TiN film is formed by a switching bias sputtering method. 6. The method of manufacturing an electronics device according to claim 4, characterized in that the bonding layer between the Al alloy and the TiW or TiN film is formed by a switching sputtering method. 7. The method of manufacturing an electronic device according to claim 4, characterized in that the bonding layer between the Al alloy and the TiW or TiN film is formed by a switching bias sputtering method.
JP602989A 1989-01-17 1989-01-17 Electronic device and manufacture thereof Pending JPH02188922A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP602989A JPH02188922A (en) 1989-01-17 1989-01-17 Electronic device and manufacture thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP602989A JPH02188922A (en) 1989-01-17 1989-01-17 Electronic device and manufacture thereof

Publications (1)

Publication Number Publication Date
JPH02188922A true JPH02188922A (en) 1990-07-25

Family

ID=11627241

Family Applications (1)

Application Number Title Priority Date Filing Date
JP602989A Pending JPH02188922A (en) 1989-01-17 1989-01-17 Electronic device and manufacture thereof

Country Status (1)

Country Link
JP (1) JPH02188922A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03148131A (en) * 1989-10-25 1991-06-24 American Teleph & Telegr Co <Att> Semiconductor element and its manufacture
US6033542A (en) * 1993-07-27 2000-03-07 Kabushiki Kaisha Kobe Seiko Sho Electrode and its fabrication method for semiconductor devices, and sputtering target for forming electrode film for semiconductor devices
US8992748B2 (en) 2006-03-06 2015-03-31 Tosoh Smd, Inc. Sputtering target

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03148131A (en) * 1989-10-25 1991-06-24 American Teleph & Telegr Co <Att> Semiconductor element and its manufacture
US6033542A (en) * 1993-07-27 2000-03-07 Kabushiki Kaisha Kobe Seiko Sho Electrode and its fabrication method for semiconductor devices, and sputtering target for forming electrode film for semiconductor devices
USRE43590E1 (en) 1993-07-27 2012-08-21 Kobelco Research Institute, Inc. Aluminum alloy electrode for semiconductor devices
USRE44239E1 (en) 1993-07-27 2013-05-28 Kobelco Research Institute, Inc. Electrode and its fabrication method for semiconductor devices, and sputtering target for forming electrode film for semiconductor devices
US8992748B2 (en) 2006-03-06 2015-03-31 Tosoh Smd, Inc. Sputtering target

Similar Documents

Publication Publication Date Title
US4360142A (en) Method of forming a solder interconnection capable of sustained high power levels between a semiconductor device and a supporting substrate
TW473956B (en) Semiconductor device and a process for forming the semiconductor device
JP2528617B2 (en) Multilayer interconnect metal structure and method of forming same
US8044521B2 (en) Semiconductor device
US4319264A (en) Nickel-gold-nickel conductors for solid state devices
US20030127701A1 (en) Semiconductor electronic device and method of manufacturing thereof
US3617816A (en) Composite metallurgy stripe for semiconductor devices
EP1939929B1 (en) Heat sink using a solder layer and method for manufacturing such heat sink
JP2022014344A (en) Laminated electrode, strain resistive film with electrode, and pressure sensor
JP6151089B2 (en) Semiconductor device and manufacturing method thereof
JPH02188922A (en) Electronic device and manufacture thereof
JP3519715B2 (en) Semiconductor device
JPH0199255A (en) Aluminum alloy semiconductor mutual connection having barrier layer of highly pure titanium or niobium
JP6407355B2 (en) Semiconductor device and manufacturing method thereof
JP2006261552A (en) Semiconductor device and its manufacturing method
JPS616882A (en) Terminal electrode for superconducting integrated circuit and manufacture thereof
JPH0555296A (en) Semiconductor device
JP2773775B2 (en) Semiconductor device
WO2023058201A1 (en) Laminated electrode, electrode-equipped strain resistance film, and pressure sensor
JPH0524672B2 (en)
JPS63155743A (en) Semiconductor device
JPH04186729A (en) Semiconductor device
JPH03131031A (en) Thin-film wiring, manufacture thereof and semiconductor device
JPS61156825A (en) Semiconductor device
JP2001127370A (en) Submount for mounting semiconductor element