JPH0211328U - - Google Patents

Info

Publication number
JPH0211328U
JPH0211328U JP8969588U JP8969588U JPH0211328U JP H0211328 U JPH0211328 U JP H0211328U JP 8969588 U JP8969588 U JP 8969588U JP 8969588 U JP8969588 U JP 8969588U JP H0211328 U JPH0211328 U JP H0211328U
Authority
JP
Japan
Prior art keywords
island
wiring pattern
chip
bonding pad
connection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8969588U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP8969588U priority Critical patent/JPH0211328U/ja
Publication of JPH0211328U publication Critical patent/JPH0211328U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Die Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Wire Bonding (AREA)

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本考案の一実施例の正面図であり、第
2図は第1図のA−A′縦断面図である。 1……リード、2……Si基板、3……アイラ
ンド(ポリイミド、ガラエポ)、4……アイラン
ド上のパターン、5……Si基板のボンデイング
パツド部に接続するためのアイランド上のパター
ンのとつ起。
FIG. 1 is a front view of an embodiment of the present invention, and FIG. 2 is a longitudinal cross-sectional view taken along line A-A' in FIG. 1... Lead, 2... Si substrate, 3... Island (polyimide, glass epoxy), 4... Pattern on the island, 5... Pattern on the island for connection to the bonding pad part of the Si substrate. Triggering.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] アイランド上に配線パターンを形成し、さらに
配線パターン上に半導体チツプのボンデイングパ
ツド部と接続するために突起を設け、前記チツプ
を逆方向にアイランドに熱圧着していることを特
徴とする半導体装置。
A semiconductor device characterized in that a wiring pattern is formed on the island, a projection is provided on the wiring pattern for connection to a bonding pad portion of a semiconductor chip, and the chip is bonded to the island by thermocompression in the opposite direction. .
JP8969588U 1988-07-05 1988-07-05 Pending JPH0211328U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8969588U JPH0211328U (en) 1988-07-05 1988-07-05

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8969588U JPH0211328U (en) 1988-07-05 1988-07-05

Publications (1)

Publication Number Publication Date
JPH0211328U true JPH0211328U (en) 1990-01-24

Family

ID=31314240

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8969588U Pending JPH0211328U (en) 1988-07-05 1988-07-05

Country Status (1)

Country Link
JP (1) JPH0211328U (en)

Similar Documents

Publication Publication Date Title
JPS6387064U (en)
JPH0211328U (en)
JPH0252452U (en)
JPS6232550U (en)
JPH0474463U (en)
JPH0247034U (en)
JPH0375539U (en)
JPS6153934U (en)
JPS63201345U (en)
JPH01133734U (en)
JPH0229525U (en)
JPS62122359U (en)
JPS6232556U (en)
JPH01107155U (en)
JPS63140642U (en)
JPH01112044U (en)
JPS62116563U (en)
JPS62163956U (en)
JPH02102733U (en)
JPH0320437U (en)
JPH0165148U (en)
JPH0313754U (en)
JPH01104720U (en)
JPS62112160U (en)
JPS6245837U (en)