JPH01288120A - Message receiver - Google Patents

Message receiver

Info

Publication number
JPH01288120A
JPH01288120A JP63117089A JP11708988A JPH01288120A JP H01288120 A JPH01288120 A JP H01288120A JP 63117089 A JP63117089 A JP 63117089A JP 11708988 A JP11708988 A JP 11708988A JP H01288120 A JPH01288120 A JP H01288120A
Authority
JP
Japan
Prior art keywords
address
message
ram
order
switch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP63117089A
Other languages
Japanese (ja)
Other versions
JP2591061B2 (en
Inventor
Toshibumi Sato
俊文 佐藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP63117089A priority Critical patent/JP2591061B2/en
Publication of JPH01288120A publication Critical patent/JPH01288120A/en
Application granted granted Critical
Publication of JP2591061B2 publication Critical patent/JP2591061B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Small-Scale Networks (AREA)
  • Mobile Radio Communication Systems (AREA)

Abstract

PURPOSE:To display messages while being classified for each plural addresses and to read out them by displaying the message at a selected address by the switch operation for address selection in the order of the newest message. CONSTITUTION:A reception section 101 demodulates a received radio signal and detects its own address in the received data signal, then the address and the message data succeeding to the address are outputted to a control section 106. The control section 106 stores the received address and message in pairs to a RAM 102 in order. When the 1st switch 104 for address selection is depressed, the control section 106 selects addresses in the order of A B C D A ..., reads out the newest message in the address from the RAM 102 and displays the result to a display section 103. On the other hand, when the 2nd switch 105 for message selection is depressed, the control section 106 reads out the newest message from the selected addresses from the RAM 102 in order and the result is displayed on the display section 103.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明はアドレス信号とその後に続くメツセージ信号を
受信して表示するメツセージ受信機に関し、特に受信、
格納されたメツセージの表示方式の改良に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a message receiver that receives and displays an address signal and a subsequent message signal, and particularly relates to a message receiver that receives and displays an address signal and a subsequent message signal.
Related to improving the display method of stored messages.

〔従来の技術〕[Conventional technology]

従来、この種のメツセージ受信機(表示機能付選択呼出
信号受信機を含む)においては、 RAMに格納された
メツセージを、格納されている順番または受信した時間
の逆順に表示する機能を有する。
Conventionally, this type of message receiver (including a selective call signal receiver with a display function) has a function of displaying messages stored in a RAM in the order in which they were stored or in the reverse order of the time they were received.

第3図は従来のメツセージ受信機におけるメツセージ表
示順序の例を示す。
FIG. 3 shows an example of message display order in a conventional message receiver.

上述した従来のメツセージ受信機(例えば。The conventional message receivers mentioned above (e.g.

NzcfRR3D4−7A受信機)においては、RAM
に格納されたメツセージは第3図のようにアドレスに関
係なく受信した時間の逆順に表示される。・複数の異な
るアドレスは通常、異なる種類の情報源に対応する。例
えば、アドレスAは会社からの業務メツセージの送信に
使われ、アドレスBは自宅からの私的メソセージ、アド
レスCは相場2通貨レート等の情報、アドレスDはスポ
ーツ試合の速報等に使う場合がある。
In the NzcfRR3D4-7A receiver), the RAM
Messages stored in Messages are displayed in the reverse order of the time they were received, regardless of the address, as shown in Figure 3. - Different addresses typically correspond to different types of information sources. For example, address A may be used to send business messages from work, address B may be used for private messages from home, address C may be used for information such as the market rate of two currencies, and address D may be used for breaking news on sports matches, etc. .

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

このような使用例においては受信した順序ではなく、情
報源(すなわちアドレス)毎に分類してメツセージを読
み出したいという要求があるが、従来の受信機ではこの
ような要求を満足することはできない。
In such use cases, there is a desire to read out messages by classifying them by information source (i.e., address) rather than by the order in which they were received, but conventional receivers cannot satisfy this requirement.

〔課題を解決するだめの手段〕[Failure to solve the problem]

本発明のメツセージ受信機は、複数の異なるアドレスと
その後に続くメツセージ信号を受信する受信部と、受信
したアドレスとメツセージの対を格納するRAMと、前
記アドレスとメツセージの対を表示する表示部と、前記
複数のアドレスの内の1つを選択する第1のスイッチと
The message receiver of the present invention includes a receiving section that receives a plurality of different addresses and subsequent message signals, a RAM that stores the received address and message pairs, and a display section that displays the address and message pairs. , a first switch for selecting one of the plurality of addresses.

前記RAMに格納された複数のメツセージの内の1つを
選択する第2のスイッチと、前記各スイッチにより選択
されたアドレスとメツセー・ジの対を前記RAMより読
み出し前記表示部に表示させる制御部とを有する。
a second switch that selects one of a plurality of messages stored in the RAM; and a control unit that reads out the address and message pair selected by each switch from the RAM and displays it on the display unit. and has.

〔実施例〕〔Example〕

次に本発明について図面を参照して説明する。 Next, the present invention will be explained with reference to the drawings.

第1図は本発明の一実施例のブロック図であり、受信部
101. RAM102.表示部103.アドレス選択
用の第1のスイッチ104.メツセージ選択用の第2の
スイッチ105.及びCPUによる制御部106を有す
る。受信部101は復調部107.デコーダ部108及
び複数のアドレスを格納したID−ROM 109から
成る。復調部107は受信した無線信号を復調してデー
タ信号X、を出力する。
FIG. 1 is a block diagram of an embodiment of the present invention, in which a receiving section 101. RAM102. Display section 103. First switch 104 for address selection. Second switch 105 for message selection. and a control unit 106 using a CPU. The receiving section 101 includes a demodulating section 107. It consists of a decoder section 108 and an ID-ROM 109 storing a plurality of addresses. The demodulator 107 demodulates the received radio signal and outputs a data signal X.

デコーダ部108はデータ信号X、とID −ROM 
109より読み出した自己アドレスとを比較し、一致し
た時、そのアドレスとそれに続くメツセージデータx3
とを制御部106に送る。
The decoder unit 108 receives the data signal X and the ID-ROM.
Compare the self address read from 109, and if they match, read that address and the following message data x3
and is sent to the control unit 106.

表示部103はLCDドライバ110とLCD 111
により構成される。
The display unit 103 includes an LCD driver 110 and an LCD 111
Consisted of.

上述の各ブロックは9例えば次のようなNEC製LSI
 、富士連装LSIを使って実現できる。
Each of the above blocks is 9, for example, the following NEC LSI
, can be realized using Fuji Renso LSI.

RAM 102      : μPD449GID−
ROM109   :MB8541PLCDドライバ1
10:μPD7228G次に9本発明の動作について説
明する。
RAM 102: μPD449GID-
ROM109: MB8541PLCD driver 1
10: μPD7228G Next, the operation of the present invention will be explained.

受信部101は受信した無線信号を復調し、その受信デ
ータ信号中に自分のアドレスを検出すると、そのアドレ
スおよびその後に続くメツセージデータを制御部106
に出力する。なお、データ信号は9例えばCCIRRP
CNIIの指定フォーマットに従っているものとする。
The receiving unit 101 demodulates the received radio signal, and when it detects its own address in the received data signal, the receiving unit 101 transmits the address and subsequent message data to the control unit 106.
Output to. Note that the data signal is 9, for example CCIRRP.
It is assumed that the format specified by CNII is followed.

制御部106は受信したアドレスとメツセージの対を第
2図に示すように順番にRAM102に格納する。ここ
までは従来と同じである。
The control unit 106 sequentially stores the received address and message pairs in the RAM 102 as shown in FIG. Everything up to this point is the same as before.

アドレスをA I B+ c + n (4種)とする
時、アドレス選択用の第1のスイッチ104が押される
と。
When the address is A I B + c + n (4 types), the first switch 104 for address selection is pressed.

制御部106はA→B→C→D→A→・・・の順にアド
レスを選択し、そのアドレスにおける最新のメツセージ
をRAM102よシ読み出して表示部103に表示する
The control section 106 selects an address in the order of A→B→C→D→A→ .

一方、メツセージ選択用の第2のスイッチ105が押さ
れると、制御部106は選択されているアドレスの内で
最新のメソセージから順番にRAM102より読み出し
て表示部103に表示させる。
On the other hand, when the second switch 105 for message selection is pressed, the control section 106 sequentially reads messages from the RAM 102 starting from the newest among the selected addresses and displays them on the display section 103.

第2図には第3図と同じ順序でメツセージを受信した場
合、アドレス選択用の第1のスイッチ104操作時のア
ドレス、メツセージ表示順序および、アドレスAが選択
されている状態でメツセージ選択用の第2のスイッチ1
05を操作した時のアドレス、メツセージ表示順序につ
いて示している。
FIG. 2 shows the address and message display order when the first switch 104 for address selection is operated, and the message selection order when address A is selected when messages are received in the same order as in FIG. second switch 1
The address and message display order when operating 05 are shown.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明は、アドレス選択用のスイッ
チ操作により選択されたアドレスのメツセージの内最新
のメツセージを表示し、メツセージ選択用のスイッチ操
作により選択されているアドレスのメツセージを最新の
メツセージから順に表示することができるので、複数の
アドレス(すなわち情報源)毎に分類してメツセージを
表示し読み出すことができるという効果がある。
As explained above, the present invention displays the latest message among the messages of the address selected by operating the switch for selecting an address, and displays the message of the address selected by operating the switch for message selection from the latest message. Since messages can be displayed in order, messages can be displayed and read out after being classified by a plurality of addresses (that is, information sources).

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一実施例のブロック図、第2図は本発
明におけるアドレス、メツセージ対のRAM格納順序、
読み出し表示順序を説明するための図、第3図は従来例
におけるアドレス。 メツセージ対のRAM格納順序、読み出し表示順序を説
明するだめの図。 101・・・受信部、102・・・RAM、103・・
・表示部。 104・・・アドレス選択用の第1のスイッチ、105
・・・メツセージ選択用の第2のスイッチ、106・・
・制御部+ ”1・・・受信データ+ x2・・・自己
アドレス指定データ+x3・・・受信アドレス、メツセ
ージ。 X、・・・アドレス、メツセージ+ x5・・・表示デ
ータ。 第1図 ノ02 俟 スツ +lか ンダ 唸 巳−〜η寸Lr>℃トQ 第3図 RAM内容
FIG. 1 is a block diagram of an embodiment of the present invention, and FIG. 2 shows the RAM storage order of address and message pairs in the present invention.
A diagram for explaining the readout and display order, FIG. 3 is an address in a conventional example. FIG. 4 is a diagram for explaining the order of storing message pairs in RAM and the order of reading and displaying them. 101... Receiving section, 102... RAM, 103...
・Display section. 104... first switch for address selection, 105
...Second switch for message selection, 106...
・Control unit + "1... Received data + x2... Self-address specification data + x3... Received address, message. X,... Address, message + x5... Display data. Figure 1 No. 02 ￟Stu+lKanda Umi-~ηDimensionLr>℃toQ Figure 3 RAM contents

Claims (1)

【特許請求の範囲】[Claims] 1、複数の異なるアドレス信号とその後に続くメッセー
ジ信号を受信する受信部と、受信したアドレスとメッセ
ージの対を格納するRAMと、前記アドレスとメッセー
ジの対を表示する表示部と、前記複数のアドレスの内の
1つを選択する第1のスイッチと、前記RAMに格納さ
れた複数のメッセージの内の1つを選択する第2のスイ
ッチと、前記各スイッチにより選択されたアドレスとメ
ッセージの対を前記RAMより読み出し前記表示部に表
示させる制御部とを含むことを特徴とするメッセージ受
信機。
1. A receiving unit that receives a plurality of different address signals and subsequent message signals, a RAM that stores received address and message pairs, a display unit that displays the address and message pairs, and the plurality of addresses. a first switch that selects one of the plurality of messages stored in the RAM, a second switch that selects one of the plurality of messages stored in the RAM, and a pair of address and message selected by each of the switches. A message receiver comprising: a control unit that reads data from the RAM and causes the message to be displayed on the display unit.
JP63117089A 1988-05-16 1988-05-16 Message receiver Expired - Lifetime JP2591061B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP63117089A JP2591061B2 (en) 1988-05-16 1988-05-16 Message receiver

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63117089A JP2591061B2 (en) 1988-05-16 1988-05-16 Message receiver

Publications (2)

Publication Number Publication Date
JPH01288120A true JPH01288120A (en) 1989-11-20
JP2591061B2 JP2591061B2 (en) 1997-03-19

Family

ID=14703124

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63117089A Expired - Lifetime JP2591061B2 (en) 1988-05-16 1988-05-16 Message receiver

Country Status (1)

Country Link
JP (1) JP2591061B2 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03235435A (en) * 1990-02-09 1991-10-21 Nec Corp Radio selective call signal receiver provided with display function
JPH04257127A (en) * 1991-02-08 1992-09-11 Nec Corp Selective call receiver
EP0675467A1 (en) * 1994-03-22 1995-10-04 Nec Corporation Selective calling receiver with message display function
EP0680024A1 (en) * 1994-04-28 1995-11-02 Nec Corporation Radio selective calling receiver
US5936548A (en) * 1996-09-13 1999-08-10 Nec Corporation Radio paging receiver capable of readily confirming a state of a non read message

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03235435A (en) * 1990-02-09 1991-10-21 Nec Corp Radio selective call signal receiver provided with display function
JPH04257127A (en) * 1991-02-08 1992-09-11 Nec Corp Selective call receiver
EP0675467A1 (en) * 1994-03-22 1995-10-04 Nec Corporation Selective calling receiver with message display function
US5686900A (en) * 1994-03-22 1997-11-11 Nec Corporation Selective calling receiver with message display function
EP0680024A1 (en) * 1994-04-28 1995-11-02 Nec Corporation Radio selective calling receiver
JPH07298327A (en) * 1994-04-28 1995-11-10 Nec Shizuoka Ltd Radio selective call receiver and its display method
US5629688A (en) * 1994-04-28 1997-05-13 Nec Corporation Radio selective calling receiver storing messages based on sending-group names
CN1076569C (en) * 1994-04-28 2001-12-19 日本电气株式会社 Radio selective calling receiver
US5936548A (en) * 1996-09-13 1999-08-10 Nec Corporation Radio paging receiver capable of readily confirming a state of a non read message

Also Published As

Publication number Publication date
JP2591061B2 (en) 1997-03-19

Similar Documents

Publication Publication Date Title
US4660032A (en) Radio paging receiver operable on a word-scrolling basis
CA1231389A (en) Display pager having memory overflow indication and concurrent message display functions
JPH02179036A (en) Selective call system and its receiver
JP3062003B2 (en) Radio selective call receiver and display method thereof
JP2776503B2 (en) Radio selective call receiver
JPH11136723A (en) Radio selection call receiver
US6032024A (en) Call receiver having a display for displaying portions of a received message in different colors
JPH03151731A (en) Paging receiver and paging reception system
JPH08186852A (en) Individual selective calling receiver
JPH01288120A (en) Message receiver
GB2253729A (en) Selective calling receiver
JPH04257127A (en) Selective call receiver
JPH08223061A (en) Multiplex broadcasting reception equipment and reception information display method
JP2935360B1 (en) Radio selective call receiver and control method therefor
JP3097077B2 (en) Selective call receiver and receiver
JP2000295648A (en) Radio selective call receiver and its display method
JPH03235435A (en) Radio selective call signal receiver provided with display function
JP2972591B2 (en) Radio selective call receiver
JPH0374859B2 (en)
US6028530A (en) Paging receiver with message dividing function
US6507274B1 (en) Data display radio pager
JP2755334B2 (en) Radio paging selection receiver
JPS61105137A (en) Radio selective call receiver with display function
JPH03175827A (en) Selective call receiver
JP3102768B2 (en) Selective call receiver

Legal Events

Date Code Title Description
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20071219

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081219

Year of fee payment: 12

EXPY Cancellation because of completion of term
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081219

Year of fee payment: 12