JP7240133B2 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP7240133B2 JP7240133B2 JP2018202824A JP2018202824A JP7240133B2 JP 7240133 B2 JP7240133 B2 JP 7240133B2 JP 2018202824 A JP2018202824 A JP 2018202824A JP 2018202824 A JP2018202824 A JP 2018202824A JP 7240133 B2 JP7240133 B2 JP 7240133B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- potential
- circuit
- input signal
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/017509—Interface arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/76—Television signal recording
- H04N5/765—Interface circuits between an apparatus for recording and another apparatus
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/2092—Details of a display terminals using a flat panel, the details relating to the control arrangement of the display terminal and to the interfaces thereto
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/08—Details of timing specific for flat panels, other than clock recovery
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2370/00—Aspects of data communication
- G09G2370/04—Exchange of auxiliary data, i.e. other than image data, between monitor and graphics controller
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2370/00—Aspects of data communication
- G09G2370/08—Details of image data interface between the display device controller and the data line driver circuit
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Logic Circuits (AREA)
- Liquid Crystal Display Device Control (AREA)
- Control Of El Displays (AREA)
- Controls And Circuits For Display Device (AREA)
Description
TC タイミングコントローラ
10 表示ドライバ
11 インタフェース回路
12 論理回路
13 信号出力回路
14 切替回路
15 書込回路
16 第1設定回路
17 第2設定回路
18 レジスタ
21 第1の受信回路
22 第2の受信回路
C1 差動入力型受信回路
Cp 第2のコンパレータ
Cn 第3のコンパレータ
AG ANDゲート回路
31 第1の受信回路
32 第2の受信回路
Cc 第4のコンパレータ
Claims (8)
- 半導体装置であって、
各々が所定範囲の電位の間で変化する第1の入力信号及び第2の入力信号を各々が伝送する第1の伝送路と第2の伝送路とから構成された一対の伝送路に接続可能な一対の入力端と、
前記第1の入力信号の電位と前記第2の入力信号の電位とを比較した比較結果に基づいて、前記第1の入力信号及び前記第2の入力信号がそれぞれ第1の電位及び第2の電位となることにより表されるデータ値を示す第1の出力信号を出力する第1の受信回路と、
前記第1の入力信号及び前記第2の入力信号の少なくとも一方の電位と、前記第1の電位及び前記第2の電位の双方よりも低い電位である基準電位と、を比較した比較結果に基づいて、前記半導体装置を所定の状態に制御するか否かを示す第2の出力信号を出力する第2の受信回路と、
前記一対の伝送路とは異なる信号ラインに接続され、前記信号ラインを介して設定に関するデータコードである特定コードの入力を受ける信号入力端と、
前記第2の出力信号が前記所定の状態に制御することを示す場合に前記特定コードを記憶する記憶部と、
を有することを特徴とする半導体装置。 - 前記特定コードは、前記半導体装置が受信した特定の設定情報信号による設定変更を受け付けるか否かを示すことを特徴とする請求項1に記載の半導体装置。
- 前記第2の受信回路は、
前記第1の入力信号の電位と前記基準電位とを比較する第1コンパレータと、
前記第2の入力信号の電位と前記基準電位とを比較する第2コンパレータと、
を含み、
前記第1コンパレータによる比較結果及び前記第2コンパレータによる比較結果に基づいて、前記第2の出力信号を出力することを特徴とする請求項1又は2に記載の半導体装置。 - 前記第2の受信回路は、前記一対の入力端の間を分圧した電位と前記基準電位とを比較し、比較結果に基づいて前記第2の出力信号を出力することを特徴とする請求項2又は1又は2に記載の半導体装置。
- 表示装置に搭載され、各々が階調電圧信号を出力する複数の表示ドライバのうちの1の表示ドライバであって、
各々が所定範囲の電位の間で変化する第1の入力信号及び第2の入力信号を各々が伝送する第1の伝送路と第2の伝送路とから構成された一対の伝送路に接続可能な一対の入力端と、
前記一対の伝送路とは異なる信号ラインに接続され、前記信号ラインを介して第3の入力信号を受ける信号入力端と、
前記第1の入力信号の電位と前記第2の入力信号の電位とを比較した比較結果に基づいて第1の出力信号を生成する第1のコンパレータと、前記第1の入力信号及び前記第2の入力信号の少なくとも一方の電位と前記所定範囲外の基準電位とを比較した比較結果に基づいて第2の出力信号を生成する第2のコンパレータを有するインターフェース回路と、
前記第1の出力信号に基づいて表示パネルに供給する階調電圧信号を生成する信号出力回路と、前記第2の出力信号及び前記第3の入力信号に基づいて前記複数の表示ドライバのうちの1つの表示ドライバを特定するデータコードの記録を行う記録部と、を有する論理回路と、
を有することを特徴とする表示ドライバ。 - 前記記録部は、レジスタと、前記データコードを前記レジスタに書き込む書込回路とを有することを特徴とする請求項5記載の表示ドライバ。
- 前記第3の入力信号は、動作モードを指定するモード指定情報と、前記データコードと、を含み、
前記書込回路は、前記第3の入力信号に含まれる前記モード指定情報が前記データコードの書き込み動作を指示する書き込みモードの指定情報である場合に、前記第2の出力信号に応答して前記第3の入力信号に含まれる前記データコードを前記レジスタに書き込むことを特徴とする請求項6記載の表示ドライバ。 - 前記第3の入力信号に含まれる前記モード指定情報が第1設定モードの指定情報であり、かつ前記第3の入力信号に含まれる前記データコードと前記レジスタに書き込まれた前記データコードとが一致する場合に、前記インターフェース回路及び前記信号出力回路の各々の設定変更を行う設定回路を有することを特徴とする請求項7記載の表示ドライバ。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2018202824A JP7240133B2 (ja) | 2018-10-29 | 2018-10-29 | 半導体装置 |
CN201910992584.8A CN111107294B (zh) | 2018-10-29 | 2019-10-18 | 半导体装置 |
US16/664,167 US11489524B2 (en) | 2018-10-29 | 2019-10-25 | Semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2018202824A JP7240133B2 (ja) | 2018-10-29 | 2018-10-29 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2020071251A JP2020071251A (ja) | 2020-05-07 |
JP7240133B2 true JP7240133B2 (ja) | 2023-03-15 |
Family
ID=70325802
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2018202824A Active JP7240133B2 (ja) | 2018-10-29 | 2018-10-29 | 半導体装置 |
Country Status (3)
Country | Link |
---|---|
US (1) | US11489524B2 (ja) |
JP (1) | JP7240133B2 (ja) |
CN (1) | CN111107294B (ja) |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000299706A (ja) | 1999-04-14 | 2000-10-24 | Toshiba Corp | 保護装置 |
JP2001358779A (ja) | 2000-04-13 | 2001-12-26 | Matsushita Electric Ind Co Ltd | 半導体集積回路 |
JP2006332763A (ja) | 2005-05-23 | 2006-12-07 | Seiko Epson Corp | トランシーバ、表示ドライバ及び電子機器 |
JP2008277966A (ja) | 2007-04-26 | 2008-11-13 | Nec Electronics Corp | 半導体装置 |
JP2009075592A (ja) | 2007-09-20 | 2009-04-09 | Anapass Inc | データ駆動回路及び遅延固定ループ回路 |
US20100231988A1 (en) | 2009-03-12 | 2010-09-16 | Ricoh Company, Ltd | Receiving device, driving unit, and image forming apparatus |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5687321A (en) * | 1994-12-28 | 1997-11-11 | Maxim Integrated Products | Method and apparatus for transmitting signals over a wire pair having activity detection capability |
JP2001351384A (ja) * | 2000-06-08 | 2001-12-21 | Mitsubishi Electric Corp | 半導体装置 |
JP3730886B2 (ja) * | 2001-07-06 | 2006-01-05 | 日本電気株式会社 | 駆動回路及び液晶表示装置 |
US6977529B2 (en) * | 2002-03-01 | 2005-12-20 | Ics Technologies, Inc. | Differential clock signal detection circuit |
US6650149B1 (en) * | 2002-08-15 | 2003-11-18 | Pericom Semiconductor Corp. | Latched active fail-safe circuit for protecting a differential receiver |
US6781456B2 (en) * | 2002-11-12 | 2004-08-24 | Fairchild Semiconductor Corporation | Failsafe differential amplifier circuit |
JP2004233743A (ja) * | 2003-01-31 | 2004-08-19 | Renesas Technology Corp | 表示駆動制御装置および表示装置を備えた電子機器 |
TWI278647B (en) * | 2003-11-07 | 2007-04-11 | Renesas Tech Corp | Semiconductor device and testing method thereof |
US7102392B2 (en) * | 2005-01-18 | 2006-09-05 | International Business Machines Corporation | Signal detector for high-speed serdes |
JP2007122766A (ja) * | 2005-10-25 | 2007-05-17 | Seiko Epson Corp | 液晶ドライバ |
JP2008070715A (ja) * | 2006-09-15 | 2008-03-27 | Renesas Technology Corp | 半導体集積回路及び携帯端末システム |
JP4530017B2 (ja) * | 2007-09-26 | 2010-08-25 | ソニー株式会社 | 表示装置、表示駆動方法 |
JP2013009118A (ja) | 2011-06-23 | 2013-01-10 | Panasonic Corp | 差動入力インターフェース回路、表示ドライバic、表示パネルモジュールおよび画像表示装置 |
JP6194959B2 (ja) * | 2013-09-27 | 2017-09-13 | 富士電機株式会社 | 駆動回路および半導体装置 |
JP6876398B2 (ja) * | 2016-09-28 | 2021-05-26 | ラピスセミコンダクタ株式会社 | 検知回路 |
-
2018
- 2018-10-29 JP JP2018202824A patent/JP7240133B2/ja active Active
-
2019
- 2019-10-18 CN CN201910992584.8A patent/CN111107294B/zh active Active
- 2019-10-25 US US16/664,167 patent/US11489524B2/en active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000299706A (ja) | 1999-04-14 | 2000-10-24 | Toshiba Corp | 保護装置 |
JP2001358779A (ja) | 2000-04-13 | 2001-12-26 | Matsushita Electric Ind Co Ltd | 半導体集積回路 |
JP2006332763A (ja) | 2005-05-23 | 2006-12-07 | Seiko Epson Corp | トランシーバ、表示ドライバ及び電子機器 |
JP2008277966A (ja) | 2007-04-26 | 2008-11-13 | Nec Electronics Corp | 半導体装置 |
JP2009075592A (ja) | 2007-09-20 | 2009-04-09 | Anapass Inc | データ駆動回路及び遅延固定ループ回路 |
US20100231988A1 (en) | 2009-03-12 | 2010-09-16 | Ricoh Company, Ltd | Receiving device, driving unit, and image forming apparatus |
Also Published As
Publication number | Publication date |
---|---|
US20200136621A1 (en) | 2020-04-30 |
US11489524B2 (en) | 2022-11-01 |
CN111107294A (zh) | 2020-05-05 |
CN111107294B (zh) | 2024-05-14 |
JP2020071251A (ja) | 2020-05-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7269212B1 (en) | Low-latency equalization in multi-level, multi-line communication systems | |
EP3149601B1 (en) | Systems for setting the address of a module | |
CN106416162B (zh) | 传输单元、接收单元以及通信*** | |
US8487650B2 (en) | Methods and circuits for calibrating multi-modal termination schemes | |
US10388209B2 (en) | Interface circuit | |
US8942309B1 (en) | Signal output improvement using data inversion and/or swapping | |
US8295424B2 (en) | Data receiving apparatus and method | |
US11127468B2 (en) | Method for addressing a non-volatile memory on I2C bus and corresponding memory device | |
JP7240133B2 (ja) | 半導体装置 | |
US11343065B2 (en) | Serial bidirectional communication circuit and method thereof | |
JP5632390B2 (ja) | Cogアプリケーションのためのインターフェースシステム | |
JP2019175308A (ja) | 回路装置、電子機器及びケーブルハーネス | |
CN108984449B (zh) | 电路装置以及电子设备 | |
US9454162B2 (en) | Calibration circuit and semiconductor device including the same | |
US11816059B2 (en) | Transmission device, transmission method, receiving device, and receiving method for performing signal transmission between a plurality of daisy chained devices | |
US20020070764A1 (en) | Output driver circuit with current detection | |
US20090267925A1 (en) | Signal transmission system of a flat panel device | |
JP6904210B2 (ja) | 回路装置、電子機器及びケーブルハーネス | |
JP6900780B2 (ja) | 回路装置、電子機器及びケーブルハーネス | |
JP6110799B2 (ja) | 入力回路 | |
KR20180108554A (ko) | 다중 인터페이스 구조의 제어 장치 | |
JP6371153B2 (ja) | 電子装置、電子システム、および、方法 | |
JP2020022130A (ja) | スレーブ通信装置およびマスタ通信装置 | |
JP7375796B2 (ja) | 電子機器 | |
US20060200604A1 (en) | Method for dynamically identifying addresses of devices coupled to an integrated circuit bus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20210826 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20220530 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20220607 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20220804 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20220906 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20221028 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20230207 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20230303 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 7240133 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |