JP6975298B1 - 半導体記憶装置 - Google Patents
半導体記憶装置 Download PDFInfo
- Publication number
- JP6975298B1 JP6975298B1 JP2020148108A JP2020148108A JP6975298B1 JP 6975298 B1 JP6975298 B1 JP 6975298B1 JP 2020148108 A JP2020148108 A JP 2020148108A JP 2020148108 A JP2020148108 A JP 2020148108A JP 6975298 B1 JP6975298 B1 JP 6975298B1
- Authority
- JP
- Japan
- Prior art keywords
- refresh
- memory
- storage device
- semiconductor storage
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
- G11C11/40611—External triggering or timing of internal or partially internal refresh operations, e.g. auto-refresh or CAS-before-RAS triggered refresh
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
- G11C11/40626—Temperature related aspects of refresh operations
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
- G11C11/40615—Internal triggering or timing of refresh, e.g. hidden refresh, self refresh, pseudo-SRAMs
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/4076—Timing circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4096—Input/output [I/O] data management or control circuits, e.g. reading or writing circuits, I/O drivers or bit-line switches
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/4078—Safety or protection circuits, e.g. for preventing inadvertent or unauthorised reading or writing; Status cells; Test cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C2211/401—Indexing scheme relating to cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C2211/406—Refreshing of dynamic cells
- G11C2211/4061—Calibration or ate or cycle tuning
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C2211/401—Indexing scheme relating to cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C2211/406—Refreshing of dynamic cells
- G11C2211/4066—Pseudo-SRAMs
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Databases & Information Systems (AREA)
- Dram (AREA)
Abstract
Description
図2は、本発明の第1実施形態に係る半導体記憶装置の構成例を示すブロック図である。半導体記憶装置は、制御部10と、メモリ20と、を備える。制御部10及びメモリ20の各々は、専用のハードウェアデバイスや論理回路によって構成されてもよい。
以下、本発明の第2実施形態について説明する。本実施形態の半導体記憶装置は、半導体記憶装置の温度に応じてリフレッシュ間隔を制御する点において、第1実施形態と異なっている。以下、第1実施形態と異なる構成について説明する。
以下、本発明の第3実施形態について説明する。本実施形態の半導体記憶装置は、メモリ20に対する読み出し又は書き込みアクセスが要求された場合に、温度センサによって検出された温度に対応する間隔のうち最短の間隔のリフレッシュトリガ信号がセレクタ150から出力されるように制御する点において、上記各実施形態と異なっている。以下、上記各実施形態と異なる構成について説明する。
20…メモリ
130…セレクタ
140…回路部
150…セレクタ
160…温度センサ
SEL…制御信号
I1…第1間隔
I2…第2間隔
OSC1…第1間隔のリフレッシュトリガ信号
OSC2…第2間隔のリフレッシュトリガ信号
Claims (7)
- メモリの複数のリフレッシュ動作を複数の間隔のうち何れかの間隔で行うように制御する制御部であって、前記メモリに対する読み出し又は書き込みアクセスが要求された場合に、所定の条件を満たすまで前記メモリの前記複数のリフレッシュ動作を前記複数の間隔のうち最短の間隔で行うように制御し、前記所定の条件を満たした後に、前記メモリの前記複数のリフレッシュ動作を前記最短の間隔よりも長い間隔で行うように制御する制御部を備える、
半導体記憶装置。 - 前記所定の条件は、前記最短の間隔で前記メモリの前記複数のリフレッシュ動作が所定回数行われることである、請求項1に記載の半導体記憶装置。
- 前記制御部は、
制御信号に基づいて、前記複数の間隔のうち何れかの間隔のリフレッシュトリガ信号を出力するセレクタと、
前記メモリに対する読み出し又は書き込みアクセスが要求された場合に、前記所定の条件を満たすまで前記最短の間隔のリフレッシュトリガ信号が前記セレクタから出力されるように、前記制御信号を生成して前記セレクタに出力する回路部と、を備える、請求項1又は2に記載の半導体記憶装置。 - 前記半導体記憶装置の温度を検出する温度センサを備え、
前記制御部は、前記半導体記憶装置の温度に対して前記複数の間隔のうち何れかの間隔が対応付けられている場合に、前記複数の間隔のうち前記温度センサによって検出された温度に対応する間隔で前記メモリの前記複数のリフレッシュ動作を行うように制御する、請求項1〜3の何れかに記載の半導体記憶装置。 - 前記制御部は、
前記複数の間隔のうち前記温度センサによって検出された温度に対応する間隔のリフレッシュトリガ信号を出力する第1セレクタと、
制御信号に基づいて、前記温度センサによって検出された温度に対応する間隔のリフレッシュトリガ信号、又は、前記最短の間隔のリフレッシュトリガ信号を出力する第2セレクタと、
前記メモリに対する読み出し又は書き込みアクセスが要求された場合に、前記所定の条件を満たすまで前記最短の間隔のリフレッシュトリガ信号が前記第2セレクタから出力されるように、前記制御信号を生成して前記第2セレクタに出力する回路部と、を備える、請求項4に記載の半導体記憶装置。 - 前記制御部は、
制御信号に基づいて、前記複数の間隔のうち前記温度センサによって検出された温度に対応する間隔のリフレッシュトリガ信号を出力するセレクタと、
前記メモリに対する読み出し又は書き込みアクセスが要求された場合に、前記所定の条件を満たすまで前記最短の間隔のリフレッシュトリガ信号が前記セレクタから出力されるように、前記制御信号を生成して前記セレクタに出力する回路部と、を備える、請求項4に記載の半導体記憶装置。 - 前記制御部は、前記温度センサによって検出された温度が高くなるほどより短い間隔で前記メモリの前記複数のリフレッシュ動作を行うように制御する、請求項4〜6の何れかに記載の半導体記憶装置。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2020148108A JP6975298B1 (ja) | 2020-09-03 | 2020-09-03 | 半導体記憶装置 |
US17/387,757 US11545207B2 (en) | 2020-09-03 | 2021-07-28 | Semiconductor memory device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2020148108A JP6975298B1 (ja) | 2020-09-03 | 2020-09-03 | 半導体記憶装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP6975298B1 true JP6975298B1 (ja) | 2021-12-01 |
JP2022042635A JP2022042635A (ja) | 2022-03-15 |
Family
ID=78766812
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2020148108A Active JP6975298B1 (ja) | 2020-09-03 | 2020-09-03 | 半導体記憶装置 |
Country Status (2)
Country | Link |
---|---|
US (1) | US11545207B2 (ja) |
JP (1) | JP6975298B1 (ja) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11798609B2 (en) * | 2021-08-06 | 2023-10-24 | Winbond Electronics Corp. | Semiconductor memory device including control unit controlling time interval of refresh operation on memory to shorten interval between memory refresh operations corresponding to read/write access requirement |
US20230205872A1 (en) * | 2021-12-23 | 2023-06-29 | Advanced Micro Devices, Inc. | Method and apparatus to address row hammer attacks at a host processor |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150340077A1 (en) * | 2014-05-21 | 2015-11-26 | Micron Technology, Inc. | Apparatuses and methods for controlling refresh operations |
US20160125931A1 (en) * | 2014-11-03 | 2016-05-05 | Samsung Electronics Co., Ltd. | Semiconductor memory device that performs a refresh operation |
JP2016212934A (ja) * | 2015-05-01 | 2016-12-15 | マイクロン テクノロジー, インク. | 半導体装置及びその制御方法 |
US20180061476A1 (en) * | 2016-08-23 | 2018-03-01 | SK Hynix Inc. | Refresh control circuit for target refresh operation of semiconductor memory device, and operating method thereof |
US20180342283A1 (en) * | 2017-05-24 | 2018-11-29 | Samsung Electronics Co., Ltd. | Memory device performing care operation for disturbed row and operating method thereof |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7032071B2 (en) | 2002-05-21 | 2006-04-18 | Sun Microsystems, Inc. | Method, system, and program for using buffers to provide property value information for a device |
US20050036380A1 (en) | 2003-08-14 | 2005-02-17 | Yuan-Mou Su | Method and system of adjusting DRAM refresh interval |
US9589606B2 (en) | 2014-01-15 | 2017-03-07 | Samsung Electronics Co., Ltd. | Handling maximum activation count limit and target row refresh in DDR4 SDRAM |
KR101944378B1 (ko) | 2014-03-29 | 2019-04-17 | 엠파이어 테크놀로지 디벨롭먼트 엘엘씨 | 메모리 장치에서의 동적 캐시 사이징 방법 및 이를 포함하는 프로세서 |
US20170110178A1 (en) | 2015-09-17 | 2017-04-20 | Intel Corporation | Hybrid refresh with hidden refreshes and external refreshes |
KR102354987B1 (ko) | 2015-10-22 | 2022-01-24 | 삼성전자주식회사 | 온도에 따라 셀프 리프레쉬 사이클을 제어하는 리프레쉬 방법 |
KR102432701B1 (ko) | 2015-11-18 | 2022-08-16 | 에스케이하이닉스 주식회사 | 리프레시 액티브 제어회로 및 이를 포함하는 메모리 장치 |
US9741421B1 (en) | 2016-04-05 | 2017-08-22 | Micron Technology, Inc. | Refresh circuitry |
US11250902B2 (en) * | 2019-09-26 | 2022-02-15 | Intel Corporation | Method and apparatus to reduce power consumption for refresh of memory devices on a memory module |
US10957376B1 (en) * | 2019-12-18 | 2021-03-23 | Winbond Electronics Corp. | Refresh testing circuit and method |
US11139016B1 (en) * | 2020-04-07 | 2021-10-05 | Micron Technology, Inc. | Read refresh operation |
KR20210149445A (ko) * | 2020-06-02 | 2021-12-09 | 삼성전자주식회사 | 메모리 모듈 및 메모리 모듈의 동작 방법 |
CN114121074B (zh) * | 2020-08-31 | 2023-09-01 | 长鑫存储技术有限公司 | 存储阵列自刷新频率测试方法与存储阵列测试设备 |
-
2020
- 2020-09-03 JP JP2020148108A patent/JP6975298B1/ja active Active
-
2021
- 2021-07-28 US US17/387,757 patent/US11545207B2/en active Active
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150340077A1 (en) * | 2014-05-21 | 2015-11-26 | Micron Technology, Inc. | Apparatuses and methods for controlling refresh operations |
JP2015219938A (ja) * | 2014-05-21 | 2015-12-07 | マイクロン テクノロジー, インク. | 半導体装置 |
US20160125931A1 (en) * | 2014-11-03 | 2016-05-05 | Samsung Electronics Co., Ltd. | Semiconductor memory device that performs a refresh operation |
JP2016212934A (ja) * | 2015-05-01 | 2016-12-15 | マイクロン テクノロジー, インク. | 半導体装置及びその制御方法 |
US20180061476A1 (en) * | 2016-08-23 | 2018-03-01 | SK Hynix Inc. | Refresh control circuit for target refresh operation of semiconductor memory device, and operating method thereof |
US20180342283A1 (en) * | 2017-05-24 | 2018-11-29 | Samsung Electronics Co., Ltd. | Memory device performing care operation for disturbed row and operating method thereof |
JP2018198107A (ja) * | 2017-05-24 | 2018-12-13 | 三星電子株式会社Samsung Electronics Co.,Ltd. | ディスターブ・ロウをケアするメモリ装置及びその動作方法 |
Also Published As
Publication number | Publication date |
---|---|
US11545207B2 (en) | 2023-01-03 |
US20220068362A1 (en) | 2022-03-03 |
JP2022042635A (ja) | 2022-03-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20200160904A1 (en) | Semiconductor memory device | |
US7692993B2 (en) | Semiconductor memory device | |
JP5063041B2 (ja) | 向上されたリフレッシュメカニズムを有するダイナミック半導体メモリ | |
JP5505802B2 (ja) | メモリ装置を動作する方法 | |
US9514798B2 (en) | Address storage circuit and memory and memory system including the same | |
US7269085B2 (en) | Non volatile semiconductor memory device having a multi-bit cell array | |
KR101257366B1 (ko) | 반도체 메모리 장치 및 리프레쉬 제어 방법 | |
JP2010170596A (ja) | 半導体記憶装置 | |
EP1939887B1 (en) | DRAM with disabled refresh in test mode | |
JP6975298B1 (ja) | 半導体記憶装置 | |
KR100655288B1 (ko) | 셀프-리프레쉬 동작을 제어하는 로직 엠베디드 메모리 및그것을 포함하는 메모리 시스템 | |
US9514800B1 (en) | DRAM and self-refresh method | |
CN111816230B (zh) | 半导体存储器件及其操作方法 | |
US20110158024A1 (en) | Semiconductor memory device and method for operating the same | |
WO1996028825A1 (fr) | Memoire a semi-conducteur | |
JP4664126B2 (ja) | 半導体メモリ | |
JP5212100B2 (ja) | 半導体メモリおよびメモリシステム | |
JP2002352576A (ja) | 半導体記憶装置 | |
JP2006146992A (ja) | 半導体メモリ装置 | |
US7145814B2 (en) | RAS time control circuit and method for use in DRAM using external clock | |
US9922728B2 (en) | Memory device | |
KR102412680B1 (ko) | 반도체 기억장치 | |
JP2004185686A (ja) | 半導体記憶装置 | |
TW202211225A (zh) | 半導體記憶裝置 | |
KR100800384B1 (ko) | 반도체 메모리 장치 및 이에 따른 셀프 리프레쉬 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20200903 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20210824 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20211006 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20211102 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20211105 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6975298 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |