JP6509621B2 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP6509621B2 JP6509621B2 JP2015087671A JP2015087671A JP6509621B2 JP 6509621 B2 JP6509621 B2 JP 6509621B2 JP 2015087671 A JP2015087671 A JP 2015087671A JP 2015087671 A JP2015087671 A JP 2015087671A JP 6509621 B2 JP6509621 B2 JP 6509621B2
- Authority
- JP
- Japan
- Prior art keywords
- mosfet
- gate electrode
- junction fet
- semiconductor device
- diode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004065 semiconductor Substances 0.000 title claims description 328
- 239000000758 substrate Substances 0.000 claims description 62
- 229910052710 silicon Inorganic materials 0.000 claims description 15
- 239000010703 silicon Substances 0.000 claims description 15
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 claims description 11
- 229910010271 silicon carbide Inorganic materials 0.000 claims description 8
- 239000010410 layer Substances 0.000 description 153
- 230000015572 biosynthetic process Effects 0.000 description 41
- 230000002093 peripheral effect Effects 0.000 description 36
- 239000011229 interlayer Substances 0.000 description 33
- 230000015556 catabolic process Effects 0.000 description 22
- 238000010586 diagram Methods 0.000 description 19
- 230000004048 modification Effects 0.000 description 15
- 238000012986 modification Methods 0.000 description 15
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 14
- 230000000052 comparative effect Effects 0.000 description 14
- 239000012535 impurity Substances 0.000 description 11
- 229910052751 metal Inorganic materials 0.000 description 11
- 239000002184 metal Substances 0.000 description 11
- 238000004519 manufacturing process Methods 0.000 description 9
- 229910052782 aluminium Inorganic materials 0.000 description 8
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 8
- 102100032919 Chromobox protein homolog 1 Human genes 0.000 description 7
- 101000797584 Homo sapiens Chromobox protein homolog 1 Proteins 0.000 description 7
- 230000007423 decrease Effects 0.000 description 7
- 101150073536 FET3 gene Proteins 0.000 description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 5
- 238000005468 ion implantation Methods 0.000 description 5
- 238000000034 method Methods 0.000 description 5
- RUFLMLWJRZAWLJ-UHFFFAOYSA-N nickel silicide Chemical compound [Ni]=[Si]=[Ni] RUFLMLWJRZAWLJ-UHFFFAOYSA-N 0.000 description 5
- 229910021334 nickel silicide Inorganic materials 0.000 description 5
- 229910052814 silicon oxide Inorganic materials 0.000 description 5
- 125000006850 spacer group Chemical group 0.000 description 5
- 230000000694 effects Effects 0.000 description 4
- 230000005669 field effect Effects 0.000 description 4
- 230000000149 penetrating effect Effects 0.000 description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 4
- 230000001681 protective effect Effects 0.000 description 4
- 239000011347 resin Substances 0.000 description 4
- 229920005989 resin Polymers 0.000 description 4
- 238000007789 sealing Methods 0.000 description 4
- 239000002800 charge carrier Substances 0.000 description 3
- 238000004378 air conditioning Methods 0.000 description 2
- 239000002151 riboflavin Substances 0.000 description 2
- 102100036285 25-hydroxyvitamin D-1 alpha hydroxylase, mitochondrial Human genes 0.000 description 1
- 101000875403 Homo sapiens 25-hydroxyvitamin D-1 alpha hydroxylase, mitochondrial Proteins 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 230000012447 hatching Effects 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 239000012528 membrane Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000003252 repetitive effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/04—Modifications for accelerating switching
- H03K17/042—Modifications for accelerating switching by feedback from the output circuit to the control circuit
- H03K17/04206—Modifications for accelerating switching by feedback from the output circuit to the control circuit in field-effect transistor switches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7827—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/80—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier
- H01L29/808—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier with a PN junction gate, e.g. PN homojunction gate
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02P—CONTROL OR REGULATION OF ELECTRIC MOTORS, ELECTRIC GENERATORS OR DYNAMO-ELECTRIC CONVERTERS; CONTROLLING TRANSFORMERS, REACTORS OR CHOKE COILS
- H02P27/00—Arrangements or methods for the control of AC motors characterised by the kind of supply voltage
- H02P27/04—Arrangements or methods for the control of AC motors characterised by the kind of supply voltage using variable-frequency supply voltage, e.g. inverter or converter supply voltage
- H02P27/06—Arrangements or methods for the control of AC motors characterised by the kind of supply voltage using variable-frequency supply voltage, e.g. inverter or converter supply voltage using dc to ac converters or inverters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/10—Modifications for increasing the maximum permissible switched voltage
- H03K17/102—Modifications for increasing the maximum permissible switched voltage in field-effect transistor switches
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/16—Modifications for eliminating interference voltages or currents
- H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
- H03K17/6871—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors the output circuit comprising more than one controlled field-effect transistor
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/74—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49113—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1027—IV
- H01L2924/10272—Silicon Carbide [SiC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1203—Rectifying Diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1207—Resistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13062—Junction field-effect transistor [JFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
- H03K2017/6875—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors using self-conductive, depletion FETs
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Inverter Devices (AREA)
- Junction Field-Effect Transistors (AREA)
- Electrodes Of Semiconductors (AREA)
Description
以下、図面を参照しながら実施の形態1の半導体装置について詳細に説明する。
初めに、本実施の形態1の半導体装置の回路構成について説明する。図1および図2は、実施の形態1の半導体装置の構成を示す回路図である。
次に、接合FET3が形成された半導体チップ1の構成について説明する。図3は、実施の形態1における接合FETが形成された半導体チップの構成を示す平面図である。図4は、実施の形態1における接合FETが形成された半導体チップの構成を示す要部断面図である。図3では、理解を簡単にするために、表面保護膜19(図4参照)を除去して透視した状態を示している。図4は、図3のA−A線に沿った断面図である。また、図4では、接合FET3がオン状態のときに接合FET3中を電子が流れる様子を矢印E1により示す。
次に、MOSFET4が形成された半導体チップ2の構成について説明する。図5は、実施の形態1におけるMOSFETが形成された半導体チップの構成を示す平面図である。図6は、実施の形態1におけるMOSFETが形成された半導体チップの構成を示す要部断面図である。図5では、理解を簡単にするために、表面保護膜39(図6参照)を除去して透視した状態を示している。図6は、図5のB−B線に沿った断面図である。以下では、MOSFET4として、シリコン(Si)基板に形成された縦型MOSFETを例示して説明する。
次に、本実施の形態1の半導体装置が用いられる電子システムについて説明する。図7は、実施の形態1の半導体装置が用いられる電子システムの一例を示す回路ブロック図である。
次に、本実施の形態1の半導体装置が用いられるインテリジェントパワーモジュールについて説明する。図8は、実施の形態1の半導体装置が用いられるインテリジェントパワーモジュールの一例を示す回路ブロック図である。図9は、実施の形態1の半導体装置が用いられるインテリジェントパワーモジュールの一例を模式的に示す上面図である。なお、図9は、封止樹脂を除去して透視した状態を示している。
次に、本実施の形態1の半導体装置が用いられるパワーモジュールについて説明する。図10および図11は、実施の形態1の半導体装置が用いられるパワーモジュールの一例を模式的に示す上面図である。なお、図10および図11は、封止樹脂を除去して透視した状態を示している。
次に、実施の形態1の半導体装置における接合FETのオン抵抗について、比較例の半導体装置と対比しながら説明する。図12は、比較例の半導体装置の構成を示す回路図である。図13は、比較例における接合FETが形成された半導体チップの構成を示す要部断面図である。なお、図13に示す比較例における半導体チップの構成は、図4に示した実施の形態1における半導体チップの構成と同一である。また、図13は、スイッチング素子がオン状態のときに接合FET3中を電子が流れる様子を矢印E101により示す。
一方、本実施の形態1の半導体装置では、接合FET3のゲート電極3gは、MOSFET4のゲート電極4gと電気的に接続されている。
実施の形態1の半導体装置では、電圧制御素子6は、抵抗R2と、ダイオードDI1と、を含み、接合FET3のゲート電極3gは、ダイオードDI1を介して、接地されるか、または、MOSFET4のソース電極4sと電気的に接続されていた。一方、電圧制御素子6が、抵抗R2を含むが、ダイオードDI1を含まないものであってもよい。このような例を、実施の形態1の第1変形例の半導体装置として説明する。なお、以下では、主として、実施の形態1の半導体装置と異なる点について説明する。
実施の形態1の半導体装置では、接合FET3のゲート電極3gは、MOSFET4のゲート電極4gと電気的に接続されていた。一方、接合FET3のゲート電極3gには、MOSFET4がオン状態のときに、接合FET3をオフ状態にするために接合FET3のゲート電極3gに印加される電圧の極性と反対の極性の電圧が印加されればよい。このような例を、実施の形態1の第2変形例の半導体装置として説明する。なお、以下では、主として、実施の形態1の半導体装置と異なる点について説明する。
実施の形態1の半導体装置では、電圧制御素子6はダイオードを1個含み、接合FET3のゲート電極3gは、ダイオードを介して、接地されるか、または、MOSFET4のソース電極4sと電気的に接続されていた。一方、電圧制御素子6がダイオードを2個含むものであってもよい。このような例を、実施の形態2の半導体装置として説明する。なお、以下では、主として、実施の形態1の半導体装置と異なる点について説明する。
実施の形態1の半導体装置では、半導体装置は、チップ7と、チップ8と、を有し、チップ7は、抵抗R2を含み、チップ8は、ダイオードDI1を含んでいた。一方、MOSFET4を含む半導体チップ2が、抵抗R2およびダイオードDI1を含んでもよい。すなわち、MOSFET4、抵抗R2およびダイオードDI1が、同一の半導体チップ2内に形成されていてもよい。このような例を、実施の形態3の半導体装置として説明する。なお、以下では、主として、実施の形態1の半導体装置と異なる点について説明する。
図17は、実施の形態3の半導体装置の構成を示す回路図である。
次に、MOSFET4が形成された半導体チップ2の構成について説明する。図18は、実施の形態3におけるMOSFETが形成された半導体チップの構成を示す平面図である。図19は、実施の形態3におけるMOSFETが形成された半導体チップの構成を示す要部断面図である。図18では、理解を簡単にするために、表面保護膜39(図19参照)を除去して透視した状態を示している。図19は、図18のC−C線に沿った断面図である。以下では、MOSFET4として、シリコン(Si)基板に形成された縦型MOSFETを例示して説明し、主として、実施の形態1で図5および図6を用いて説明した半導体チップ2と異なる点について説明する。
次に、本実施の形態3の半導体装置が用いられるインテリジェントパワーモジュールについて説明する。図20は、実施の形態3の半導体装置が用いられるインテリジェントパワーモジュールの一例を模式的に示す上面図である。なお、図20は、封止樹脂を除去して透視した状態を示している。また、以下では、主として、実施の形態1で図9を用いて説明したインテリジェントパワーモジュールと異なる点について説明する。
次に、本実施の形態3の半導体装置が用いられるパワーモジュールについて説明する。図21および図22は、実施の形態3の半導体装置が用いられるパワーモジュールの一例を模式的に示す上面図である。なお、図21および図22は、封止樹脂を除去して透視した状態を示している。また、以下では、主として、実施の形態1で図10および図11を用いて説明したパワーモジュールと異なる点について説明する。
本実施の形態3の半導体装置は、実施の形態1の半導体装置と同様の特徴を備えているため、実施の形態1の半導体装置が有する効果と同様の効果を有する。
3 接合FET
3d、4d ドレイン電極
3g、4g ゲート電極
3gp、4gp パッド
3s、4s ソース電極
4 MOSFET
4gb ゲートバイアス電極
4tg トレンチゲート電極
4w ガードリング配線
5 ダイオード
5a、8a、8sa アノード
5c、8c、8sc カソード
6 電圧制御素子
6a 電圧印加部
7、8、9 チップ
11、31 n+型半導体基板
11a、31a 主面
11b、31b 裏面
12、32 n−型ドリフト層
13、33 n+型ソース層
14 p型ゲート層
15、35 溝部
16 サイドウォールスペーサ
17g ゲートコンタクト層
17s ソースコンタクト層
18、38 層間絶縁膜
18g、18s コンタクトホール
19、39 表面保護膜
19g、19s、39g、39gb、39s 開口部
20 p−型ターミネーション層
21 ガードリング配線
34 p型ボディ層
36 絶縁膜
37 導電膜
37g ガードリング層
37n、37p 半導体領域
37r 抵抗膜
38g、38n、38p、38r1、38r2、38s コンタクトホール
41 インダクタ
42 FRD
43 IGBT
44 PFC−IC
51〜75 端子
52p〜67p パッド
81、83 配線基板
82、84、84b 絶縁プレート
83ch、83cl、84a 端子
85 サーミスタ
AR31、AR41 セル形成領域
AR32、AR42 周辺領域
AR43 ダイオード形成領域
AR44 抵抗形成領域
CD 容量素子
CNV コンバータ
CTC 制御回路
D 端子
DB1 ドライバブロック
DI1、DI2 ダイオード
DL 空乏層
DRV ゲートドライバ
E1 矢印
FO、G 端子
GND 接地電位
INV インバータ
MOD1 インテリジェントパワーモジュール
MOD2 パワーモジュール
MOT モータ
N、NC、NU、NV、NW、OT、P、S 端子
PC PFC回路
PH1 U相
PH2 V相
PH3 W相
PS 電源
R1、R2 抵抗
SW、SW1、SW2 スイッチング素子
U、UN、UP、V、VDD1、VN、VP、VSS 端子
VDD 電源電位
W、WN、WP 端子
WA ボンディングワイヤ
Claims (7)
- 第1ゲート電極、第1ソース電極および第1ドレイン電極を有するノーマリオン型の接合FETと、
第2ゲート電極、第2ソース電極および第2ドレイン電極を有するノーマリオフ型のMOSFETと、
前記第1ゲート電極に印加される電圧を制御し、且つ、抵抗を含む電圧制御素子と、
を有し、
前記接合FETは、前記第1ソース電極が前記第2ドレイン電極と電気的に接続されることにより、前記MOSFETと直列に接続され、
前記第1ゲート電極は、前記電圧制御素子の前記抵抗を介して、前記第2ゲート電極と電気的に接続され、
前記電圧制御素子は、第1ダイオードを含み、
前記第1ダイオードの第1アノードは、前記抵抗の前記第1ゲート電極側と電気的に接続され、
前記第1ダイオードの第1カソードは、前記MOSFETの前記第2ソース電極と電気的に接続されている、半導体装置。 - 請求項1記載の半導体装置において、
前記電圧制御素子は、第2ダイオードを含み、
前記第1アノードは、前記第2ダイオードを介して、前記抵抗の前記第1ゲート電極側と電気的に接続され、
前記第2ダイオードの第2アノードは、前記抵抗の前記第1ゲート電極側と電気的に接続され、
前記第2ダイオードの第2カソードは、前記第1アノードと電気的に接続されている、半導体装置。 - 請求項1記載の半導体装置において、
第1半導体チップを有し、
前記第1半導体チップは、
第1半導体基板と、
前記第1半導体基板に形成された前記MOSFETと、
前記第1半導体基板に形成された前記抵抗と、
前記第1半導体基板に形成された前記第1ダイオードと、
を含む、半導体装置。 - 請求項1記載の半導体装置において、
複数のスイッチング素子を備え、
前記複数のスイッチング素子の各々は、前記接合FETと、前記MOSFETと、を有し、
前記複数のスイッチング素子によりインバータが形成され、
前記インバータによりモータが駆動される、半導体装置。 - 請求項1記載の半導体装置において、
前記接合FETは、シリコンカーバイドからなる第1半導体領域を含み、
前記MOSFETは、シリコンからなる第2半導体領域を含む、半導体装置。 - 請求項1記載の半導体装置において、
前記接合FETは、
n型の第2半導体基板と、
前記第2半導体基板に形成されたn型のドリフト層と、
前記ドリフト層の上層部に形成されたn型のソース層と、
平面視において、前記ソース層と隣り合う部分の前記ドリフト層に形成された溝部と、
前記溝部の底部に露出した部分の前記ドリフト層に形成されたp型のゲート層と、
を含み、
前記MOSFETは、nチャネル型である、半導体装置。 - 第1ゲート電極、第1ソース電極および第1ドレイン電極を有するノーマリオン型の接合FETと、
第2ゲート電極、第2ソース電極および第2ドレイン電極を有するノーマリオフ型のMOSFETと、
前記第1ゲート電極に電圧を印加する電圧印加部と、
を有し、
前記接合FETは、前記第1ソース電極が前記第2ドレイン電極と電気的に接続されることにより、前記MOSFETと直列に接続され、
前記電圧印加部は、前記接合FETをオフ状態にする際に前記第1ゲート電極に印加される第1電圧の極性と反対の極性の第2電圧を、前記MOSFETがオン状態のときに前記第1ゲート電極に印加し、
前記第1ゲート電極は、前記電圧印加部を介して前記第2ゲート電極と電気的に接続され、
前記電圧印加部は、抵抗を含み、
前記第1ゲート電極は、前記抵抗を介して、前記第2ゲート電極と電気的に接続され、
前記電圧印加部は、第1ダイオードを含み、
前記第1ダイオードの第1アノードは、前記抵抗の前記第1ゲート電極側と電気的に接続され、
前記第1ダイオードの第1カソードは、前記MOSFETの前記第2ソース電極と電気的に接続されている、半導体装置。
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2015087671A JP6509621B2 (ja) | 2015-04-22 | 2015-04-22 | 半導体装置 |
US15/097,128 US9837395B2 (en) | 2015-04-22 | 2016-04-12 | Semiconductor device |
EP16164852.2A EP3086472B1 (en) | 2015-04-22 | 2016-04-12 | Semiconductor device |
TW105112205A TW201709522A (zh) | 2015-04-22 | 2016-04-20 | 半導體裝置 |
CN201610252147.9A CN106067794B (zh) | 2015-04-22 | 2016-04-21 | 半导体装置 |
US15/824,422 US10854588B2 (en) | 2015-04-22 | 2017-11-28 | Semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2015087671A JP6509621B2 (ja) | 2015-04-22 | 2015-04-22 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2016207827A JP2016207827A (ja) | 2016-12-08 |
JP6509621B2 true JP6509621B2 (ja) | 2019-05-08 |
Family
ID=55750345
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2015087671A Active JP6509621B2 (ja) | 2015-04-22 | 2015-04-22 | 半導体装置 |
Country Status (5)
Country | Link |
---|---|
US (2) | US9837395B2 (ja) |
EP (1) | EP3086472B1 (ja) |
JP (1) | JP6509621B2 (ja) |
CN (1) | CN106067794B (ja) |
TW (1) | TW201709522A (ja) |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10290566B2 (en) * | 2014-09-23 | 2019-05-14 | Infineon Technologies Austria Ag | Electronic component |
US10305373B2 (en) | 2016-04-15 | 2019-05-28 | Emerson Climate Technologies, Inc. | Input reference signal generation systems and methods |
US9933842B2 (en) | 2016-04-15 | 2018-04-03 | Emerson Climate Technologies, Inc. | Microcontroller architecture for power factor correction converter |
US10763740B2 (en) | 2016-04-15 | 2020-09-01 | Emerson Climate Technologies, Inc. | Switch off time control systems and methods |
US10277115B2 (en) | 2016-04-15 | 2019-04-30 | Emerson Climate Technologies, Inc. | Filtering systems and methods for voltage control |
US10656026B2 (en) | 2016-04-15 | 2020-05-19 | Emerson Climate Technologies, Inc. | Temperature sensing circuit for transmitting data across isolation barrier |
US10284132B2 (en) | 2016-04-15 | 2019-05-07 | Emerson Climate Technologies, Inc. | Driver for high-frequency switching voltage converters |
US10770966B2 (en) | 2016-04-15 | 2020-09-08 | Emerson Climate Technologies, Inc. | Power factor correction circuit and method including dual bridge rectifiers |
CN106712749B (zh) * | 2016-11-14 | 2021-09-21 | 南京工程学院 | 基于碳化硅mosfet和jfet的混合高压器件 |
CN107037852B (zh) * | 2017-06-06 | 2021-01-15 | 哈尔滨工业大学深圳研究生院 | 线性压控电流源拓扑结构及太阳阵模拟器 |
JP6783708B2 (ja) * | 2017-06-15 | 2020-11-11 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP6769458B2 (ja) * | 2017-07-26 | 2020-10-14 | 株式会社デンソー | 半導体装置 |
CN107483035A (zh) * | 2017-08-22 | 2017-12-15 | 广东美的制冷设备有限公司 | 开关器件、空调器的电控板以及空调器 |
US11309415B2 (en) * | 2018-03-29 | 2022-04-19 | Shindengen Electric Manufacturing Co., Ltd. | Wide gap semiconductor device |
WO2019209330A1 (en) * | 2018-04-27 | 2019-10-31 | Hewlett Packard Enterprise Development Lp | Vertical jfet device for memristor array interface |
JP7024688B2 (ja) * | 2018-11-07 | 2022-02-24 | 株式会社デンソー | 半導体装置 |
JP7316865B2 (ja) | 2019-07-22 | 2023-07-28 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
Family Cites Families (42)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS622913A (ja) | 1985-06-28 | 1987-01-08 | 株式会社 ダスキン | タオル配与機のタオルセツト機構 |
US4940906A (en) * | 1988-08-08 | 1990-07-10 | Zdzislaw Gulczynski | Power switch driver |
US5534810A (en) * | 1994-12-28 | 1996-07-09 | Thomson Consumer Electronics, Inc. | Power stage bias circuit with improved efficiency and stability |
US5761317A (en) * | 1996-03-04 | 1998-06-02 | Pritchard; Eric K. | Tube amplifier fat emulation structure |
DE19943785A1 (de) * | 1998-09-25 | 2000-03-30 | Siemens Ag | Elektronische Schalteinrichtung mit mindestens zwei Halbleiterbauelementen |
JP4122880B2 (ja) * | 2002-07-24 | 2008-07-23 | 住友電気工業株式会社 | 縦型接合型電界効果トランジスタ |
CN100539184C (zh) * | 2004-02-16 | 2009-09-09 | 富士电机电子技术株式会社 | 双方向元件及其制造方法、半导体装置 |
JP4489485B2 (ja) * | 2004-03-31 | 2010-06-23 | 株式会社ルネサステクノロジ | 半導体装置 |
US7071770B2 (en) * | 2004-05-07 | 2006-07-04 | Micron Technology, Inc. | Low supply voltage bias circuit, semiconductor device, wafer and system including same, and method of generating a bias reference |
US7019344B2 (en) * | 2004-06-03 | 2006-03-28 | Ranbir Singh | Lateral drift vertical metal-insulator semiconductor field effect transistor |
US7205629B2 (en) * | 2004-06-03 | 2007-04-17 | Widebandgap Llc | Lateral super junction field effect transistor |
US7105875B2 (en) * | 2004-06-03 | 2006-09-12 | Wide Bandgap, Llc | Lateral power diodes |
US7202528B2 (en) * | 2004-12-01 | 2007-04-10 | Semisouth Laboratories, Inc. | Normally-off integrated JFET power switches in wide bandgap semiconductors and methods of making |
US7715303B2 (en) * | 2005-09-27 | 2010-05-11 | Mediatek Incorporation | Recording apparatus for optical data |
WO2007042850A1 (en) * | 2005-10-12 | 2007-04-19 | Acco | Insulated gate field-effet transistor having a dummy gate |
US8017978B2 (en) * | 2006-03-10 | 2011-09-13 | International Rectifier Corporation | Hybrid semiconductor device |
US7449762B1 (en) * | 2006-04-07 | 2008-11-11 | Wide Bandgap Llc | Lateral epitaxial GaN metal insulator semiconductor field effect transistor |
US7888706B2 (en) * | 2006-05-31 | 2011-02-15 | Infineon Technologies Ag | High-efficiency filler cell with switchable, integrated buffer capacitance for high frequency applications |
DE102006029928B3 (de) * | 2006-06-29 | 2007-09-06 | Siemens Ag | Elektronische Schalteinrichtung mit zumindest zwei Halbleiterschaltelementen |
US7508225B2 (en) * | 2006-09-07 | 2009-03-24 | Kyocera Wireless Corporation | Apparatus, system and method for identification with temperature dependent resistive device |
CA2591521A1 (en) * | 2007-05-31 | 2008-11-30 | Ivan Meszlenyi | Wide supply range flyback converter |
JP2009207077A (ja) * | 2008-02-29 | 2009-09-10 | Denso Corp | 半導体集積回路装置 |
FR2956212B1 (fr) * | 2010-02-08 | 2012-03-09 | Schneider Electric Ind Sas | Dispositif et procede de comptage d'energie electrique |
JP5012930B2 (ja) | 2010-02-15 | 2012-08-29 | 株式会社デンソー | ハイブリッドパワーデバイス |
JP5484138B2 (ja) * | 2010-03-12 | 2014-05-07 | ルネサスエレクトロニクス株式会社 | 電子回路装置 |
DE102010027832B3 (de) * | 2010-04-15 | 2011-07-28 | Infineon Technologies AG, 85579 | Halbleiterschaltanordnung mit einem selbstleitenden und einem selbstsperrenden Transistor |
WO2012023556A1 (ja) * | 2010-08-20 | 2012-02-23 | シャープ株式会社 | インバータ |
US8351243B2 (en) * | 2010-11-16 | 2013-01-08 | Sandisk 3D Llc | Transistor driven 3D memory |
US8766375B2 (en) * | 2011-03-21 | 2014-07-01 | International Rectifier Corporation | Composite semiconductor device with active oscillation prevention |
US9362905B2 (en) * | 2011-03-21 | 2016-06-07 | Infineon Technologies Americas Corp. | Composite semiconductor device with turn-on prevention control |
US20120262220A1 (en) | 2011-04-13 | 2012-10-18 | Semisouth Laboratories, Inc. | Cascode switches including normally-off and normally-on devices and circuits comprising the switches |
JP5290354B2 (ja) * | 2011-05-06 | 2013-09-18 | シャープ株式会社 | 半導体装置および電子機器 |
JP5979998B2 (ja) | 2012-06-18 | 2016-08-31 | ルネサスエレクトロニクス株式会社 | 半導体装置及びそれを用いたシステム |
EP2693639B1 (en) * | 2012-07-30 | 2015-09-09 | Nxp B.V. | Cascoded semiconductor devices |
KR101922117B1 (ko) | 2012-08-16 | 2018-11-26 | 삼성전자주식회사 | 트랜지스터를 포함하는 전자소자 및 그 동작방법 |
CN203055909U (zh) * | 2012-11-28 | 2013-07-10 | 深圳市明微电子股份有限公司 | 一种合成结构的高压器件 |
JP6073719B2 (ja) * | 2013-03-21 | 2017-02-01 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法および半導体装置 |
JP6154705B2 (ja) * | 2013-09-24 | 2017-06-28 | 株式会社 日立パワーデバイス | 半導体スイッチ回路、信号処理装置、および、超音波診断装置 |
US9472948B2 (en) * | 2013-09-30 | 2016-10-18 | Infineon Technologies Ag | On chip reverse polarity protection compliant with ISO and ESD requirements |
JP2015173181A (ja) * | 2014-03-11 | 2015-10-01 | 古河電気工業株式会社 | 半導体装置 |
US9400513B2 (en) * | 2014-06-30 | 2016-07-26 | Infineon Technologies Austria Ag | Cascode circuit |
WO2016018610A1 (en) * | 2014-07-30 | 2016-02-04 | Clearsign Combustion Corporation | Asymmetrical unipolar flame ionizer using a step-up transformer |
-
2015
- 2015-04-22 JP JP2015087671A patent/JP6509621B2/ja active Active
-
2016
- 2016-04-12 EP EP16164852.2A patent/EP3086472B1/en not_active Not-in-force
- 2016-04-12 US US15/097,128 patent/US9837395B2/en active Active
- 2016-04-20 TW TW105112205A patent/TW201709522A/zh unknown
- 2016-04-21 CN CN201610252147.9A patent/CN106067794B/zh not_active Expired - Fee Related
-
2017
- 2017-11-28 US US15/824,422 patent/US10854588B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
US20160315075A1 (en) | 2016-10-27 |
US10854588B2 (en) | 2020-12-01 |
CN106067794B (zh) | 2021-04-20 |
EP3086472A1 (en) | 2016-10-26 |
CN106067794A (zh) | 2016-11-02 |
EP3086472B1 (en) | 2018-11-21 |
TW201709522A (zh) | 2017-03-01 |
US9837395B2 (en) | 2017-12-05 |
US20180082991A1 (en) | 2018-03-22 |
JP2016207827A (ja) | 2016-12-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6509621B2 (ja) | 半導体装置 | |
US10224921B2 (en) | Semiconductor device and electric power control apparatus | |
US9866207B2 (en) | Semiconductor device, power control device and electronic system | |
US8841744B2 (en) | Semiconductor apparatus | |
JP2018022849A (ja) | パワーモジュール及びモータ駆動回路 | |
US9412732B2 (en) | Semiconductor device | |
US20140015586A1 (en) | Integrated Semiconductor Device and a Bridge Circuit with the Integrated Semiconductor Device | |
EP2760121B1 (en) | Electronic circuit | |
JP6925250B2 (ja) | 半導体装置およびその製造方法 | |
US20150021711A1 (en) | Semiconductor device | |
US9136326B2 (en) | Semiconductor device with increased ESD resistance and manufacturing method thereof | |
EP3297029B1 (en) | Semiconductor device and power control device | |
JP5293831B2 (ja) | 高耐圧半導体装置および駆動回路 | |
JP6963982B2 (ja) | 半導体装置およびその製造方法 | |
US9893065B2 (en) | Semiconductor integrated circuit | |
JP6295012B2 (ja) | 半導体装置および電力変換装置 | |
US10217765B2 (en) | Semiconductor integrated circuit | |
JP7211393B2 (ja) | 半導体装置 | |
JP2010205760A (ja) | 絶縁ゲート型半導体装置 | |
CN113871452A (zh) | 半导体器件 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20171120 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20180717 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20180712 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20180906 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20181113 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20190213 |
|
A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20190220 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20190312 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20190403 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6509621 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |