JP4849414B2 - Phase comparison circuit - Google Patents

Phase comparison circuit Download PDF

Info

Publication number
JP4849414B2
JP4849414B2 JP2007143592A JP2007143592A JP4849414B2 JP 4849414 B2 JP4849414 B2 JP 4849414B2 JP 2007143592 A JP2007143592 A JP 2007143592A JP 2007143592 A JP2007143592 A JP 2007143592A JP 4849414 B2 JP4849414 B2 JP 4849414B2
Authority
JP
Japan
Prior art keywords
phase
distributor
signal
output
degree
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2007143592A
Other languages
Japanese (ja)
Other versions
JP2008301065A (en
Inventor
亮司 林
充弘 下沢
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP2007143592A priority Critical patent/JP4849414B2/en
Publication of JP2008301065A publication Critical patent/JP2008301065A/en
Application granted granted Critical
Publication of JP4849414B2 publication Critical patent/JP4849414B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Manipulation Of Pulses (AREA)

Description

この発明は位相比較回路に関し、特に、例えば、レーダ装置等に用いられ、受信信号と基準信号を比較したり、あるいは、主アンテナと補助アンテナとで受信された2つの信号の位相を比較するための位相比較回路に関する。   The present invention relates to a phase comparison circuit, and is used in particular for a radar device, for example, to compare a received signal with a reference signal, or to compare phases of two signals received by a main antenna and an auxiliary antenna. This relates to a phase comparison circuit.

従来技術において、マイクロ波無線通信方式の1つとして、主アンテナと補助アンテナの2つのアンテナにより受信した信号を合成することにより、回線の瞬断や雑音の軽減などを図るものがある。当該方式においては、主アンテナと補助アンテナのそれぞれの出力信号の位相を一致させる必要があるため、2つの信号の位相を比較して調整を行う(例えば、特許文献1参照)。   In the related art, as one of the microwave radio communication systems, there is a technique that combines a signal received by two antennas, a main antenna and an auxiliary antenna, to reduce a line interruption or noise. In this method, since the phases of the output signals of the main antenna and the auxiliary antenna need to be matched, adjustment is performed by comparing the phases of the two signals (for example, see Patent Document 1).

特許文献1に記載の位相比較回路は、主アンテナで受信した第1の信号と、補助アンテナで受信し移相制御した第2の信号とが逆相で同期するのを防ぐため、以下のように動作する。すなわち、第1の信号と移相制御した第2の信号とを同相合成(信号の位相をそのまま合成)および逆相合成(一方の信号の位相を反転して合成)し、同相合成信号と逆相合成信号とを検波した電圧の大小を比較することで第1の信号と移相制御した第2の信号の位相が同相状態にあるか、逆相状態にあるかを判定する。そして、逆相状態にあるときは移相器を強制的に制御して逆相状態で同期するのを防ぐ。   The phase comparison circuit described in Patent Document 1 is as follows in order to prevent the first signal received by the main antenna and the second signal received by the auxiliary antenna and subjected to phase shift control from being synchronized in the opposite phase. To work. That is, the first signal and the second signal subjected to phase shift control are subjected to in-phase synthesis (synthesizing the phase of the signal as it is) and reversed-phase synthesis (synthesizing by inverting the phase of one of the signals) to reverse the in-phase synthesized signal. By comparing the magnitudes of the voltages detected from the phase composite signal, it is determined whether the phase of the first signal and the second signal subjected to phase shift control are in the in-phase state or in the opposite phase state. When the phase is in the reverse phase, the phase shifter is forcibly controlled to prevent synchronization in the reverse phase.

また、他の従来の位相比較回路においては、他の方法により、第1の信号と移相制御した第2の信号が逆相で同期するのを防いでいる(例えば、特許文献2参照)。   In another conventional phase comparison circuit, the first signal and the second signal subjected to phase shift control are prevented from being synchronized in opposite phases by another method (for example, see Patent Document 2).

特許文献2の位相比較回路は、第1の信号と移相制御した第2の信号が逆相で同期するのを防ぐため、以下のように動作する。すなわち、第1の信号と移相制御した第2の信号のいずれか一方を90度移相器で90度移相し、もう一方の信号と第1の位相比較器で比較すると同時に、第1の信号と移相制御した第2の信号を同相のままで第2の位相比較器で比較する。そして、第1の位相比較器の二つの入力信号が互いに直交(90度位相がずれた状態)して、第1の位相比較器の出力がゼロになるように第2の信号を移相制御する。さらに、第2の位相比較器の出力電圧の正負によって第1の信号と移相制御した第2の信号が同相状態にあるか、逆相状態にあるかを判定する。そして、逆相状態にあるときは移相器を強制的に制御して逆相状態で同期するのを防ぐ。   The phase comparison circuit of Patent Document 2 operates as follows in order to prevent the first signal and the second signal subjected to phase shift control from synchronizing in reverse phase. That is, one of the first signal and the second signal subjected to phase shift control is phase-shifted by 90 degrees with the 90-degree phase shifter, and the other signal is compared with the first phase comparator at the same time as the first signal. And the second phase-shifted second signal are compared with the second phase comparator while maintaining the same phase. Then, the second signal is phase-shift controlled so that the two input signals of the first phase comparator are orthogonal to each other (90 degrees out of phase) and the output of the first phase comparator becomes zero. To do. Further, it is determined whether the first signal and the second signal whose phase is controlled to be in phase or in phase with each other depending on whether the output voltage of the second phase comparator is positive or negative. When the phase is in the reverse phase, the phase shifter is forcibly controlled to prevent synchronization in the reverse phase.

特開平6−164458号公報(特に、第3〜5頁、第1図)JP-A-6-164458 (especially, pages 3 to 5, FIG. 1) 特開平11−195930号公報(特に、第5〜7頁、第1図)JP-A-11-195930 (especially, pages 5-7, FIG. 1)

しかしながら、特許文献1に記載の従来の位相比較回路においては、第1の信号と移相制御した第2の信号の位相が同相状態にあるか、逆相状態にあるかを判定するために、二つの信号を同相合成および逆相合成し、それぞれを検波した電圧を比較しており、二つの合成回路や検波回路が必要で、回路規模が大きくなってしまうという問題点があった。   However, in the conventional phase comparison circuit described in Patent Document 1, in order to determine whether the phase of the first signal and the second signal subjected to phase shift control is in the in-phase state or in the opposite phase state, The in-phase synthesis and the anti-phase synthesis of two signals are performed, and the voltages obtained by detecting the respective signals are compared with each other. Two synthesis circuits and detection circuits are required, and there is a problem that the circuit scale becomes large.

また、特許文献2に記載の従来の位相比較回路においては、第1の信号と移相制御した第2の信号のいずれか一方を90度移相器で90度移相し、もう一方の信号と第1の位相比較器で比較すると同時に、第1の信号と移相制御した第2の信号を同相のままで第2の位相比較器で比較する。そして、第1の位相比較器の出力を移相制御に使うと共に、第2の位相比較器の出力を使って、第1の信号と移相制御した第2の信号の位相が同相状態にあるか、逆相状態にあるかを判定する。従って、第1の位相比較器には第1の信号と移相制御した第2の信号のいずれか一方だけが90度移相器で90度移相され、他方はそのまま入力される。このため、位相比較器の二つの入力信号において信号経路の対称性が悪く、第2の位相比較器の入力部での配線長の差異によって位相差が生じてしまうという問題点があった。   In the conventional phase comparison circuit described in Patent Document 2, either the first signal or the second signal subjected to phase shift control is phase-shifted 90 degrees with a 90-degree phase shifter, and the other signal And the first phase comparator at the same time, the first signal and the second signal subjected to phase shift control are compared by the second phase comparator while maintaining the same phase. Then, the output of the first phase comparator is used for phase shift control, and the phase of the first signal and the second signal subjected to phase shift control is in phase using the output of the second phase comparator. Or in the reverse phase state. Accordingly, only one of the first signal and the second signal subjected to phase shift control is phase-shifted by 90 degrees by the 90-degree phase shifter, and the other is input as it is to the first phase comparator. For this reason, there is a problem in that the signal path has poor symmetry in the two input signals of the phase comparator, and the phase difference is caused by the difference in the wiring length at the input part of the second phase comparator.

この発明はかかる問題点を解決するためになされたものであり、回路の対称性が良く配線長の差異が生じにくく、かつ、回路規模が小さい回路にて実現可能な位相比較回路を得ることを目的とする。   The present invention has been made to solve such a problem, and it is intended to obtain a phase comparison circuit that can be realized by a circuit having a good circuit symmetry, a difference in wiring length, and a small circuit scale. Objective.

この発明は、第1の信号を、90度位相が異なる2つの信号に二分配する第1の90度分配器と、前記第1の90度分配器の0度出力を同相の2つの信号に二分配する第1の同相分配器と、第2の信号を同相で二分配する第2の同相分配器と、前記第2の同相分配器の出力の一方を、90度位相が異なる2つの信号に二分配する第2の90度分配器と、前記第1の同相分配器の出力の一方と、前記第2の90度分配器の90度出力とを入力して、それら2つの信号の位相を比較する第1のミクサと、前記第1の同相分配器の出力の他方と、前記第2の90度分配器の0度出力とを入力して、それら2つの信号の位相を比較する第2のミクサと、前記第2のミクサの出力の符号に基づいて、前記第1の信号と前記第2の信号が逆相状態にあるか否かを判定する判定手段と、前記判定手段の判定結果に基づいて前記第1のミクサからの出力を変換する変換手段とを備え、前記変換手段は、前記判定手段が前記第1の信号と前記第2の信号が逆相状態にあると判定した場合に、前記第1のミクサの出力がゼロまたは正のときは、正の電圧を出力し、負の場合は、負の電圧を出力する位相比較回路である。 In the present invention, the first 90-degree distributor that divides the first signal into two signals that are 90 degrees out of phase and the 0-degree output of the first 90-degree distributor into two signals in phase. One of the outputs of the first in-phase distributor that divides into two, the second in-phase distributor that divides the second signal into two in-phase, and the output of the second in-phase distributor is two signals that are 90 degrees out of phase. The second 90-degree distributor that divides into two, one of the outputs of the first in-phase distributor, and the 90-degree output of the second 90-degree distributor are input, and the phases of these two signals are input. The first mixer for comparing the first, the other output of the first in-phase distributor, and the 0-degree output of the second 90-degree distributor are input to compare the phases of the two signals. and second mixer, based on the sign of the output of the second mixer, or the second signal and the first signal is in anti-phase state Comprising determination means for determining, and a converting means for converting the output from said determination means determines on the basis of the results first mixer, said converting means, said determining means said first signal and When it is determined that the second signal is in an out-of-phase state, a positive voltage is output when the output of the first mixer is zero or positive, and a negative voltage is output when negative. It is a comparison circuit.

この発明は、第1の信号を、90度位相が異なる2つの信号に二分配する第1の90度分配器と、前記第1の90度分配器の0度出力を同相の2つの信号に二分配する第1の同相分配器と、第2の信号を同相で二分配する第2の同相分配器と、前記第2の同相分配器の出力の一方を、90度位相が異なる2つの信号に二分配する第2の90度分配器と、前記第1の同相分配器の出力の一方と、前記第2の90度分配器の90度出力とを入力して、それら2つの信号の位相を比較する第1のミクサと、前記第1の同相分配器の出力の他方と、前記第2の90度分配器の0度出力とを入力して、それら2つの信号の位相を比較する第2のミクサと、前記第2のミクサの出力の符号に基づいて、前記第1の信号と前記第2の信号が逆相状態にあるか否かを判定する判定手段と、前記判定手段の判定結果に基づいて前記第1のミクサからの出力を変換する変換手段とを備え、前記変換手段は、前記判定手段が前記第1の信号と前記第2の信号が逆相状態にあると判定した場合に、前記第1のミクサの出力がゼロまたは正のときは、正の電圧を出力し、負の場合は、負の電圧を出力する位相比較回路であるので、回路の対称性が良く配線長の差異が生じにくいため、配線長の差異によって位相差が生じてしまうことを防止することができるとともに、回路規模の減縮を図ることができる。 In the present invention, the first 90-degree distributor that divides the first signal into two signals that are 90 degrees out of phase and the 0-degree output of the first 90-degree distributor into two signals in phase. One of the outputs of the first in-phase distributor that divides into two, the second in-phase distributor that divides the second signal into two in-phase, and the output of the second in-phase distributor is two signals that are 90 degrees out of phase. The second 90-degree distributor that divides into two, one of the outputs of the first in-phase distributor, and the 90-degree output of the second 90-degree distributor are input, and the phases of these two signals are input. The first mixer for comparing the first, the other output of the first in-phase distributor, and the 0-degree output of the second 90-degree distributor are input to compare the phases of the two signals. and second mixer, based on the sign of the output of the second mixer, or the second signal and the first signal is in anti-phase state Comprising determination means for determining, and a converting means for converting the output from said determination means determines on the basis of the results first mixer, said converting means, said determining means said first signal and When it is determined that the second signal is in an out-of-phase state, a positive voltage is output when the output of the first mixer is zero or positive, and a negative voltage is output when negative. Since it is a comparison circuit, the circuit has good symmetry and the difference in wiring length is less likely to occur, so that it is possible to prevent a phase difference from occurring due to the difference in wiring length and to reduce the circuit scale. .

実施の形態1.
図1はこの発明の実施の形態1に係る位相比較回路の構成を示す構成図である。図1に示す位相比較回路は、入力される第1の信号と第2の信号が入力されて、それらの位相を比較するための回路である。図1において、1は移相器であり、入力される第2の信号を後述する積分器20からの出力に基づいて移相制御する無限移相器から構成されている。11は、入力される第1の信号を、互いに90度位相が異なる2つの信号に二分配する第1の90度分配器、12は第1の90度分配器11の0度出力を同相の2つの信号に二分配する第1の同相分配器である。なお、第1の90度分配器11の90度出力は抵抗を介して接地されている。13は、移相器1により移相制御された第2の信号を同相の2つの信号に二分配する第2の同相分配器、14は、第2の同相分配器13の出力の一方を、互いに90度位相が異なる2つの信号に二分配する第2の90度分配器である。なお、第2の同相分配器13の残りのもう一方の出力は抵抗を介して接地されている。
Embodiment 1 FIG.
1 is a block diagram showing a configuration of a phase comparison circuit according to Embodiment 1 of the present invention. The phase comparison circuit shown in FIG. 1 is a circuit for inputting the input first signal and the second signal and comparing their phases. In FIG. 1, reference numeral 1 denotes a phase shifter, which is composed of an infinite phase shifter that performs phase shift control of an input second signal based on an output from an integrator 20 described later. 11 is a first 90-degree distributor that divides the input first signal into two signals that are 90 degrees out of phase with each other, and 12 is a 0-degree output of the first 90-degree distributor 11 that has the same phase. A first in-phase distributor that divides into two signals. The 90 degree output of the first 90 degree distributor 11 is grounded via a resistor. 13 is a second in-phase distributor that bisects the second signal controlled in phase by the phase shifter 1 into two in-phase signals, and 14 is one of the outputs of the second in-phase distributor 13. This is a second 90 degree distributor that divides the signal into two signals that are 90 degrees out of phase. The remaining other output of the second in-phase distributor 13 is grounded via a resistor.

15は、第1の同相分配器12の出力の一方と、第2の90度分配器14の90度出力からの信号とを入力して、それら2つの信号の位相を比較する第1のミクサ(位相比較器)、16は第1の同相分配器12の出力の残りのもう一方と、第2の90度分配器14の0度出力からの信号とを入力して、それら2つの信号の位相を比較する第2のミクサ(位相比較器)である。また、17は第2のミクサ16の出力の正負を判定する比較器(判定手段)、18は比較器17の比較結果に基づいて第2のミクサ16の出力が負の場合に、第1のミクサ15の出力を強制的に変換するリミタ回路(変換手段)である。19はリミタ回路18の出力が入力されるループフィルタ、20はループフィルタ19からの出力を用いた積分演算を行い、演算結果を移相器1に入力する積分器である。   15 is a first mixer that inputs one of the outputs of the first in-phase distributor 12 and the signal from the 90-degree output of the second 90-degree distributor 14 and compares the phases of the two signals. (Phase comparator) 16 receives the other of the outputs of the first in-phase distributor 12 and the signal from the 0-degree output of the second 90-degree distributor 14 and inputs the two signals. It is the 2nd mixer (phase comparator) which compares a phase. Reference numeral 17 denotes a comparator (determination means) that determines whether the output of the second mixer 16 is positive or negative. Reference numeral 18 denotes a first output when the output of the second mixer 16 is negative based on the comparison result of the comparator 17. This is a limiter circuit (conversion means) for forcibly converting the output of the mixer 15. Reference numeral 19 denotes a loop filter to which the output of the limiter circuit 18 is input. Reference numeral 20 denotes an integrator that performs an integration operation using the output from the loop filter 19 and inputs the operation result to the phase shifter 1.

次に図1に示した本実施の形態1に係る位相比較回路の動作について説明する。
まず、第1の90度分配器11は、第1の信号を、互いに90度位相が異なる2つの信号に二分配し、第1の同相分配器12は、第1の90度分配器11の0度出力を同相で二分配する。一方、第2の同相分配器13は、移相器1で移相制御した第2の信号を同相で二分配し、第2の90度分配器14は、第2の同相分配器13の出力の一方を、互いに90度移相が異なる2つの信号に二分配する。そして、第1のミクサ15には、第1の同相分配器12の出力の一方と、第2の90度分配器14の90度出力からの信号とが入力され、2つの信号の位相が比較される。この結果、第1の信号は第1の90度分配器11の入力〜0度出力の経路と第1の同相分配器12の入力〜出力の経路を経て、第1のミクサに15に入力される。一方、移相制御した第2の信号は第2の同相分配器13の入力〜出力の経路と第2の90度分配器14の入力〜90度出力の経路とを経て、第1のミクサに15に入力される。このため、第1と第2の同相分配器、第1と第2の90度分配器がそれぞれ同種のものであれば、移相制御した第2の信号は第1の信号に比べてちょうど90度だけ余計に移相されて第1のミクサ15に導かれる。
Next, the operation of the phase comparison circuit according to the first embodiment shown in FIG. 1 will be described.
First, the first 90-degree distributor 11 divides the first signal into two signals that are 90 degrees out of phase with each other, and the first in-phase distributor 12 includes the first 90-degree distributor 11. Divide 0 degree output in-phase twice. On the other hand, the second in-phase distributor 13 divides the second signal controlled in phase by the phase shifter 1 into two in-phase, and the second 90-degree distributor 14 outputs the output of the second in-phase distributor 13. Is divided into two signals having a phase shift of 90 degrees from each other. Then, the first mixer 15 receives one of the outputs of the first in-phase distributor 12 and the signal from the 90-degree output of the second 90-degree distributor 14, and compares the phases of the two signals. Is done. As a result, the first signal is input to the first mixer 15 through the input to 0 degree output path of the first 90-degree distributor 11 and the input to output path of the first in-phase distributor 12. The On the other hand, the second signal subjected to phase shift control passes through the input-output path of the second in-phase distributor 13 and the input-90-degree output path of the second 90-degree distributor 14 to the first mixer. 15 is input. For this reason, if the first and second in-phase distributors and the first and second 90-degree distributors are of the same type, the phase-controlled second signal is exactly 90 compared to the first signal. The phase is shifted by an extra degree and guided to the first mixer 15.

また、第2のミクサ16には、第1の同相分配器12の出力の残りのもう一方と、第2の90度分配器14の0度出力からの信号が入力され、2つの信号の位相が比較される。この結果、第1の信号は第1の90度分配器11の入力〜0度出力の経路と第1の同相分配器12の入力〜出力の経路を経て第2のミクサに16に入力される。一方、移相制御した第2の信号は第2の同相分配器13の入力〜出力の経路と第2の90度分配器14の入力〜0度出力の経路とを経て第2のミクサ16に入力される。このため、第1と第2の同相分配器、第1と第2の90度分配器がそれぞれ同種のものであれば、移相制御した第2の信号は第1の信号と同じ位相だけ移相されて第2のミクサ16に導かれる。   The second mixer 16 receives the other signal from the other output of the first in-phase distributor 12 and the signal from the 0-degree output of the second 90-degree distributor 14 and receives the phase of the two signals. Are compared. As a result, the first signal is input to the second mixer 16 through the input to 0 degree output path of the first 90-degree distributor 11 and the input to output path of the first in-phase distributor 12. . On the other hand, the second signal subjected to phase shift control passes through the input-output path of the second in-phase distributor 13 and the input-zero-degree output path of the second 90-degree distributor 14 to the second mixer 16. Entered. Therefore, if the first and second in-phase distributors and the first and second 90-degree distributors are of the same type, the phase-controlled second signal is shifted by the same phase as the first signal. The two are mixed and guided to the second mixer 16.

第1および第2のミクサ15,16は、2つの入力信号の位相差θが−90°<θ<90°の場合は出力が正になる一方、位相差がθ≦−90°または90°≦θの場合は出力が負となる。従って、第2のミクサ16の出力が負の場合、第1の信号と移相制御された第2の信号との位相差θはθ≦−90°または90°≦θであり、第1のミクサ15の出力がゼロの場合は完全な逆相になっていることを示している。   The first and second mixers 15 and 16 output positive when the phase difference θ between the two input signals is −90 ° <θ <90 °, while the phase difference is θ ≦ −90 ° or 90 °. When ≦ θ, the output is negative. Therefore, when the output of the second mixer 16 is negative, the phase difference θ between the first signal and the second signal subjected to phase shift control is θ ≦ −90 ° or 90 ° ≦ θ. When the output of the mixer 15 is zero, it indicates that the phase is completely reversed.

そこで、第2のミクサ16の出力の符号(正または負の別)を比較器17で判定し、負の場合に、第1のミクサ15の出力がゼロまたは正の場合には、リミタ回路18が、出力電圧として、正の一定電圧(正の最大値)を、負の場合には負の一定電圧(負の最小値)を出力するように、リミタ回路18を制御する。この結果、第1の信号と移相制御された第2の信号とが逆相の場合は必ず強制的に移相制御が行われ、第1の信号と移相制御された第2の信号が同相で同期するように制御される。これにより、位相差が180度のときに、ゼロが出力されないようにすることができる。なお、本例では、第2のミクサ16の出力の符号(正または負の別)が負の場合に、リミタ回路18が第1のミクサ15の出力の符号に応じて正または負の一定電圧を出力するような構成で説明したが、必ずしも一定電圧である必要はなく、第1のミクサ15の出力の符号に応じて正または負のゼロでない電圧を出力すれば同様の効果を奏する。また、本例では、第2のミクサ16の出力の符号(正または負の別)が負の場合に、第1のミクサ15の出力がゼロまたは正のときは、リミタ回路18が正の電圧を出力し、第1のミクサ15の出力が負の場合は、リミタ回路18が負の電圧を出力するような構成で説明したが、第1のミクサ15の出力が正のときは、リミタ回路18が正の電圧を出力し、第1のミクサ15の出力がゼロまたは負の場合は、リミタ回路18が負の電圧を出力しても同様の効果を奏する。   Accordingly, the sign (positive or negative) of the output of the second mixer 16 is determined by the comparator 17, and if the output of the first mixer 15 is zero or positive in the negative case, the limiter circuit 18 is used. However, the limiter circuit 18 is controlled so as to output a positive constant voltage (positive maximum value) as an output voltage, and a negative constant voltage (negative minimum value) in the case of a negative value. As a result, when the first signal and the second signal subjected to the phase shift control are in reverse phase, the phase shift control is forcibly performed, and the first signal and the second signal subjected to the phase shift control are It is controlled to synchronize in phase. Thus, zero can be prevented from being output when the phase difference is 180 degrees. In this example, when the sign (positive or negative) of the output of the second mixer 16 is negative, the limiter circuit 18 is a positive or negative constant voltage depending on the sign of the output of the first mixer 15. However, it is not always necessary to output a constant voltage, and the same effect can be obtained if a positive or negative non-zero voltage is output according to the sign of the output of the first mixer 15. Further, in this example, when the sign of the output of the second mixer 16 (positive or negative) is negative and the output of the first mixer 15 is zero or positive, the limiter circuit 18 has a positive voltage. In the above description, the limiter circuit 18 outputs a negative voltage when the output of the first mixer 15 is negative. However, when the output of the first mixer 15 is positive, the limiter circuit When 18 outputs a positive voltage and the output of the first mixer 15 is zero or negative, the same effect can be obtained even if the limiter circuit 18 outputs a negative voltage.

リミタ回路18の出力はループフィルタ19を介して積分器20に入力され、積分器20はそれを用いた積分演算を行う。そうして得られた演算結果は移相器1に入力される。移相器1では、当該演算結果により、第1の信号と第2の信号との位相差に基づく第2の信号の移相制御を行って位相同期し、そうして得られた第2の信号を、第2の同相分配器13へ入力するとともに、位相比較回路全体からの出力信号として外部に出力する。   The output of the limiter circuit 18 is input to the integrator 20 via the loop filter 19, and the integrator 20 performs an integration operation using it. The calculation result thus obtained is input to the phase shifter 1. The phase shifter 1 performs phase synchronization by performing phase shift control of the second signal based on the phase difference between the first signal and the second signal based on the calculation result, and obtains the second phase thus obtained. The signal is input to the second in-phase distributor 13 and output to the outside as an output signal from the entire phase comparison circuit.

以上のように、本実施の形態においては、第1の信号と第2の信号を第1のミクサ15と第2のミクサ16に分配する回路を、同相分配器と90度分配器とを接続して構成するようにしたので、第1と第2のミクサ15,16のそれぞれへの入力信号が同相分配器と90度分配器をひとつずつ経由することになるため、回路の対称性が良く配線長の差異を生じにくい位相比較回路を実現することができる。これにより、線路長の差による位相誤差の発生を抑えることができる。また、信号を同相合成および逆相合成して、それぞれを検波した電圧を比較する従来方式に比べ、合成回路や検波回路が不要となるため回路規模が小さくてすみ、装置の小型化を図ることができる。さらに、第1の信号と第2の信号を第1のミクサ15と第2のミクサ16に分配する回路を、同相分配器と90度分配器とを接続して構成するようにしたので、第1の信号と第2の信号とを正確に同相および90度位相差で比較することができるので、第1および第2のミクサ15,16の入力信号の位相差が180度のとき、制御が行われないという不具合(ハングアップ)を解消することができる。   As described above, in the present embodiment, the circuit for distributing the first signal and the second signal to the first mixer 15 and the second mixer 16 is connected to the in-phase distributor and the 90-degree distributor. Since the input signal to each of the first and second mixers 15 and 16 passes through the in-phase distributor and the 90-degree distributor one by one, the circuit has good symmetry. A phase comparison circuit that hardly causes a difference in wiring length can be realized. Thereby, generation | occurrence | production of the phase error by the difference in line length can be suppressed. In addition, compared to the conventional method of combining in-phase and out-of-phase signals and comparing the detected voltages, the synthesis circuit and the detection circuit are not required, so the circuit scale can be reduced and the device can be downsized. Can do. Furthermore, since the circuit for distributing the first signal and the second signal to the first mixer 15 and the second mixer 16 is configured by connecting the in-phase distributor and the 90-degree distributor, Since the first signal and the second signal can be accurately compared with the in-phase and 90-degree phase difference, when the phase difference between the input signals of the first and second mixers 15 and 16 is 180 degrees, the control is performed. The problem of not being performed (hangup) can be solved.

なお、以上の説明では、第1の信号が第1の90度分配器11と第1の同相分配器12を経由し、移相制御した第2の信号が第2の同相分配器13と第2の90度分配器14を経由するように構成しているが、その場合に限らず、その逆、すなわち、移相制御した第2の信号が第1の90度分配器11と第1の同相分配器12を経由し、第1の信号が第2の同相分配器13と第2の90度分配器14を経由するように構成してもよい。   In the above description, the first signal passes through the first 90-degree distributor 11 and the first in-phase distributor 12, and the second signal whose phase is controlled is the second in-phase distributor 13 and the first in-phase distributor 13. However, the present invention is not limited to this case, and the reverse, that is, the second signal subjected to the phase shift control is connected to the first 90-degree distributor 11 and the first 90-degree distributor 14. The first signal may pass through the second in-phase distributor 13 and the second 90-degree distributor 14 via the in-phase distributor 12.

この発明の実施の形態1に係る位相比較器の構成を示した構成図である。It is the block diagram which showed the structure of the phase comparator which concerns on Embodiment 1 of this invention.

符号の説明Explanation of symbols

1 移相器、11 第1の90度分配器、12 第1の同相分配器、13 第2の同相分配器、14 第2の90度分配器、15 第1のミクサ、16 第2のミクサ、17 比較器、18 リミタ回路、19 ループフィルタ、20 積分器。   DESCRIPTION OF SYMBOLS 1 Phase shifter, 11 1st 90 degree distributor, 12 1st in-phase distributor, 13 2nd in-phase distributor, 14 2nd 90 degree distributor, 15 1st mixer, 16 2nd mixer , 17 comparator, 18 limiter circuit, 19 loop filter, 20 integrator.

Claims (2)

第1の信号を、90度位相が異なる2つの信号に二分配する第1の90度分配器と、
前記第1の90度分配器の0度出力を同相の2つの信号に二分配する第1の同相分配器と、
第2の信号を同相で二分配する第2の同相分配器と、
前記第2の同相分配器の出力の一方を、90度位相が異なる2つの信号に二分配する第2の90度分配器と、
前記第1の同相分配器の出力の一方と、前記第2の90度分配器の90度出力とを入力して、それら2つの信号の位相を比較する第1のミクサと、
前記第1の同相分配器の出力の他方と、前記第2の90度分配器の0度出力とを入力して、それら2つの信号の位相を比較する第2のミクサと、
前記第2のミクサの出力の符号に基づいて、前記第1の信号と前記第2の信号が逆相状態にあるか否かを判定する判定手段と、
前記判定手段の判定結果に基づいて前記第1のミクサからの出力を変換する変換手段と
を備え、
前記変換手段は、前記判定手段が前記第1の信号と前記第2の信号が逆相状態にあると判定した場合に、前記第1のミクサの出力がゼロまたは正のときは、正の電圧を出力し、負の場合は、負の電圧を出力する
ことを特徴とする位相比較回路。
A first 90-degree distributor that divides the first signal into two signals that are 90 degrees out of phase;
A first in-phase distributor that bisects the 0 degree output of the first 90 degree distributor into two in-phase signals;
A second in-phase distributor that bisects the second signal in phase;
A second 90-degree distributor that divides one of the outputs of the second in-phase distributor into two signals that are 90 degrees out of phase;
A first mixer that inputs one of the outputs of the first in-phase distributor and the 90-degree output of the second 90-degree distributor and compares the phases of the two signals;
A second mixer for inputting the other of the outputs of the first in-phase distributor and the 0-degree output of the second 90-degree distributor and comparing the phases of the two signals;
Determining means for determining whether or not the first signal and the second signal are in a reverse phase based on a sign of an output of the second mixer ;
Conversion means for converting the output from the first mixer based on the determination result of the determination means,
When the determination unit determines that the first signal and the second signal are in an out-of-phase state, the conversion unit outputs a positive voltage when the output of the first mixer is zero or positive. A phase comparison circuit that outputs a negative voltage when it is negative.
第1の信号を、90度位相が異なる2つの信号に二分配する第1の90度分配器と、
前記第1の90度分配器の0度出力を同相の2つの信号に二分配する第1の同相分配器と、
第2の信号を同相で二分配する第2の同相分配器と、
前記第2の同相分配器の出力の一方を、90度位相が異なる2つの信号に二分配する第2の90度分配器と、
前記第1の同相分配器の出力の一方と、前記第2の90度分配器の90度出力とを入力して、それら2つの信号の位相を比較する第1のミクサと、
前記第1の同相分配器の出力の他方と、前記第2の90度分配器の0度出力とを入力して、それら2つの信号の位相を比較する第2のミクサと、
前記第2のミクサの出力の符号に基づいて、前記第1の信号と前記第2の信号が逆相状態にあるか否かを判定する判定手段と、
前記判定手段の判定結果に基づいて前記第1のミクサからの出力を変換する変換手段と
を備え、
前記変換手段は、前記判定手段が前記第1の信号と前記第2の信号が逆相状態にあると判定した場合に、前記第1のミクサの出力が正のときは、正の電圧を出力し、ゼロまたは負の場合は、負の電圧を出力する
ことを特徴とする位相比較回路。
A first 90-degree distributor that divides the first signal into two signals that are 90 degrees out of phase;
A first in-phase distributor that bisects the 0 degree output of the first 90 degree distributor into two in-phase signals;
A second in-phase distributor that bisects the second signal in phase;
A second 90-degree distributor that divides one of the outputs of the second in-phase distributor into two signals that are 90 degrees out of phase;
A first mixer that inputs one of the outputs of the first in-phase distributor and the 90-degree output of the second 90-degree distributor and compares the phases of the two signals;
A second mixer for inputting the other of the outputs of the first in-phase distributor and the 0-degree output of the second 90-degree distributor and comparing the phases of the two signals;
Determining means for determining whether or not the first signal and the second signal are in a reverse phase based on a sign of an output of the second mixer ;
Conversion means for converting the output from the first mixer based on the determination result of the determination means,
The converting means outputs a positive voltage when the output of the first mixer is positive when the determining means determines that the first signal and the second signal are in a reverse phase state. A phase comparison circuit that outputs a negative voltage when zero or negative.
JP2007143592A 2007-05-30 2007-05-30 Phase comparison circuit Expired - Fee Related JP4849414B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007143592A JP4849414B2 (en) 2007-05-30 2007-05-30 Phase comparison circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007143592A JP4849414B2 (en) 2007-05-30 2007-05-30 Phase comparison circuit

Publications (2)

Publication Number Publication Date
JP2008301065A JP2008301065A (en) 2008-12-11
JP4849414B2 true JP4849414B2 (en) 2012-01-11

Family

ID=40174178

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007143592A Expired - Fee Related JP4849414B2 (en) 2007-05-30 2007-05-30 Phase comparison circuit

Country Status (1)

Country Link
JP (1) JP4849414B2 (en)

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2625846B2 (en) * 1988-03-31 1997-07-02 日本電気株式会社 In-phase combined space diversity receiver
JPH02246529A (en) * 1989-03-20 1990-10-02 Fujitsu Ltd Alarming circuit for sd receiver
JPH08139595A (en) * 1994-11-11 1996-05-31 Mitsubishi Electric Corp Phase comparator circuit
JP2002158582A (en) * 2000-11-20 2002-05-31 Mitsubishi Electric Corp Pll circuit
JP4133484B2 (en) * 2003-03-19 2008-08-13 三菱電機株式会社 Phase comparator

Also Published As

Publication number Publication date
JP2008301065A (en) 2008-12-11

Similar Documents

Publication Publication Date Title
JP5736545B2 (en) Phased array antenna inter-branch correction device and phased array antenna inter-branch correction method
WO1994029991A1 (en) Phase detector
CN106610688B (en) Apparatus and method for phase linearity and interpolation in rotary traveling wave oscillators
US9746545B1 (en) Monopulse arbitrary phase detection and removal
JP2006339858A (en) Data sampling circuit and semiconductor integrated circuit
WO2002065690A1 (en) Semiconductor integrated circuit
JP2002026726A (en) Semiconductor integrated circuit
JP4849414B2 (en) Phase comparison circuit
JPH05327808A (en) Orthogonal modulation circuit
CN113114227B (en) Multi-phase clock signal phase difference detection circuit and method and digital phase modulation system
JP2010112749A (en) Radar apparatus
US7239208B1 (en) Device and method for frequency synthesis for wireline transceivers and similar devices
JPWO2012131920A1 (en) Phase correction circuit and phase correction method
JP4824639B2 (en) Infinite phase shifter
JP4046045B2 (en) Diversity receiver
WO2006030576A1 (en) Code nco and gps receiver
JP6028722B2 (en) Angle measuring device, angle measuring method and program
WO2020230292A1 (en) Phase synchronization device
JPS5942831B2 (en) Angle error detection device
JP2005278119A (en) Phase adjusting method, inphase combining circuit and space diversity inphase combining circuit
US6859912B2 (en) Method and circuit arrangement for clock recovery
JP3033607B2 (en) Space diversity reception method
JPH1090311A (en) Apparatus for detecting a.c. amplitude
US20200106450A1 (en) Multi-phase clock generation circuit
JPH031712A (en) In-phase synthesizing circuit

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20100303

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110628

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110826

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110913

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20111011

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20141028

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees