JP4734510B2 - 分周器 - Google Patents
分周器 Download PDFInfo
- Publication number
- JP4734510B2 JP4734510B2 JP2007502480A JP2007502480A JP4734510B2 JP 4734510 B2 JP4734510 B2 JP 4734510B2 JP 2007502480 A JP2007502480 A JP 2007502480A JP 2007502480 A JP2007502480 A JP 2007502480A JP 4734510 B2 JP4734510 B2 JP 4734510B2
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- latch
- signal
- drain
- coupled
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/40—Gating or clocking signals applied to all stages, i.e. synchronous counters
- H03K23/42—Out-of-phase gating or clocking signals applied to counter stages
- H03K23/44—Out-of-phase gating or clocking signals applied to counter stages using field-effect transistors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356104—Bistable circuits using complementary field-effect transistors
- H03K3/356113—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit
- H03K3/356121—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit with synchronous operation
Landscapes
- Manipulation Of Pulses (AREA)
Description
を受信し、一対の制御信号C1及びC2は、第2のラッチ20を制御する。第2の出力O3において、また第2の補完出力O4において、当該クロック信号の周波数の何分の1かの周波数の信号が得られる。
fin−fout=fout→fin=2fout (1)
fin−(N−1)fout=fout→fin=Nfout (2)
Claims (3)
- ・クロック信号を受信するクロック入力を有する第1のラッチと、
・ローパスフィルタとして構成されたラッチ回路を有し、前記第1のラッチと交差結合されている第2のラッチと、
を有する分周器であって、
前記第2のラッチは、トランジスタ差動対を有し、当該差動対は、第1のトランジスタが第2のトランジスタに結合された構成の第1のトランジスタ対と、第3のトランジスタが第4のトランジスタに結合された構成の第2のトランジスタ対とを含み、各トランジスタは、ドレイン、ソース、及びゲートを備え、前記第1のトランジスタのドレイン及び前記第3のトランジスタのドレインはそれぞれ、前記第2のトランジスタのソース及び前記第4のトランジスタのソースに結合され、前記第2のトランジスタ及び第4のトランジスタのゲートは、前記第1のラッチにより発生された信号を受信し、前記第1のトランジスタ及び前記第3のトランジスタのゲートは、前記第2のラッチの低域通過特性を決定するように制御信号に結合されており、
前記制御信号は、DC信号である、分周器。 - 請求項1に記載の分周器であって、前記第1のラッチは、前記第2のラッチと略同一である、分周器。
- 請求項1又は2に記載の分周器であって、各ラッチは、前記第2のトランジスタのドレインと前記第4のトランジスタのドレインとの間、前記第5のトランジスタのドレインと前記第6のトランジスタのドレインとの間にそれぞれ結合された負の抵抗を有する、分周器。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP04100996 | 2004-03-11 | ||
EP04100996.0 | 2004-03-11 | ||
PCT/IB2005/050818 WO2005091506A2 (en) | 2005-03-04 | Frequency divider |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2007528657A JP2007528657A (ja) | 2007-10-11 |
JP4734510B2 true JP4734510B2 (ja) | 2011-07-27 |
Family
ID=34961055
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2007502480A Expired - Fee Related JP4734510B2 (ja) | 2004-03-11 | 2005-03-04 | 分周器 |
Country Status (5)
Country | Link |
---|---|
US (1) | US7671641B1 (ja) |
EP (1) | EP1728326A1 (ja) |
JP (1) | JP4734510B2 (ja) |
KR (1) | KR20070029147A (ja) |
CN (1) | CN1930780B (ja) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100967043B1 (ko) * | 2008-09-23 | 2010-06-29 | 삼성전기주식회사 | 래치 구조를 이용한 주파수 분주기 |
US20110193598A1 (en) * | 2010-02-11 | 2011-08-11 | Texas Instruments Incorporated | Efficient retimer for clock dividers |
WO2012050761A2 (en) * | 2010-09-30 | 2012-04-19 | Dow Corning Corporation | Process for preparing an acryloyloxysilane |
TW201316676A (zh) | 2011-10-14 | 2013-04-16 | Ind Tech Res Inst | 注入式除頻器 |
US9112483B1 (en) | 2013-09-23 | 2015-08-18 | Lockheed Martin Corporation | Offset regenerative frequency divider |
US10979036B1 (en) * | 2019-06-28 | 2021-04-13 | Dialog Semiconductor B.V. | Divider circuit |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4860564A (ja) * | 1971-11-19 | 1973-08-24 | ||
JPS57180224A (en) * | 1981-04-28 | 1982-11-06 | Toshiba Corp | Flip-flop circuit |
JPS60253310A (ja) * | 1984-05-30 | 1985-12-14 | Nec Corp | マイクロ波アナログ分周器 |
JPS61238110A (ja) * | 1985-04-15 | 1986-10-23 | Nec Corp | マイクロ波1/n分周器 |
JPS6352512A (ja) * | 1986-08-22 | 1988-03-05 | Hitachi Ltd | フリツプフロツプ回路 |
JPS63114409A (ja) * | 1986-10-31 | 1988-05-19 | Hitachi Ltd | フリツプフロツプ回路 |
JPH118550A (ja) * | 1997-04-15 | 1999-01-12 | Koninkl Philips Electron Nv | 集積回路 |
JPH11220331A (ja) * | 1998-02-02 | 1999-08-10 | Nippon Telegr & Teleph Corp <Ntt> | 分周器 |
JP2001519615A (ja) * | 1997-10-03 | 2001-10-23 | ケンブリッジ シリコン レィディオ リミテッド | 集積回路 |
JP2008509590A (ja) * | 2004-08-06 | 2008-03-27 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 周波数分周器 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57160213A (en) * | 1981-03-27 | 1982-10-02 | Toshiba Corp | Flip-flop circuit |
US5144158A (en) * | 1984-11-19 | 1992-09-01 | Fujitsu Limited | ECL latch circuit having a noise resistance circuit in only one feedback path |
JP2514666B2 (ja) * | 1987-09-22 | 1996-07-10 | 日本電信電話株式会社 | 再生型分周器 |
US5216295A (en) * | 1991-08-30 | 1993-06-01 | General Instrument Corp. | Current mode logic circuits employing IGFETS |
JP2947494B2 (ja) * | 1992-05-13 | 1999-09-13 | 三菱電機株式会社 | Ecl回路 |
CN1106066C (zh) * | 1996-09-23 | 2003-04-16 | 盛群半导体股份有限公司 | 分频器 |
JPH11274917A (ja) * | 1998-03-19 | 1999-10-08 | Nec Corp | 分周器 |
US6897697B2 (en) * | 1999-06-28 | 2005-05-24 | Broadcom Corporation | Current-controlled CMOS circuit using higher voltage supply in low voltage CMOS process |
US6166571A (en) * | 1999-08-03 | 2000-12-26 | Lucent Technologies Inc. | High speed frequency divider circuit |
-
2005
- 2005-03-04 CN CN2005800075933A patent/CN1930780B/zh not_active Expired - Fee Related
- 2005-03-04 JP JP2007502480A patent/JP4734510B2/ja not_active Expired - Fee Related
- 2005-03-04 US US10/591,969 patent/US7671641B1/en not_active Expired - Fee Related
- 2005-03-04 KR KR1020067018510A patent/KR20070029147A/ko not_active Application Discontinuation
- 2005-03-04 EP EP05708949A patent/EP1728326A1/en not_active Ceased
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4860564A (ja) * | 1971-11-19 | 1973-08-24 | ||
JPS57180224A (en) * | 1981-04-28 | 1982-11-06 | Toshiba Corp | Flip-flop circuit |
JPS60253310A (ja) * | 1984-05-30 | 1985-12-14 | Nec Corp | マイクロ波アナログ分周器 |
JPS61238110A (ja) * | 1985-04-15 | 1986-10-23 | Nec Corp | マイクロ波1/n分周器 |
JPS6352512A (ja) * | 1986-08-22 | 1988-03-05 | Hitachi Ltd | フリツプフロツプ回路 |
JPS63114409A (ja) * | 1986-10-31 | 1988-05-19 | Hitachi Ltd | フリツプフロツプ回路 |
JPH118550A (ja) * | 1997-04-15 | 1999-01-12 | Koninkl Philips Electron Nv | 集積回路 |
JP2001519615A (ja) * | 1997-10-03 | 2001-10-23 | ケンブリッジ シリコン レィディオ リミテッド | 集積回路 |
JPH11220331A (ja) * | 1998-02-02 | 1999-08-10 | Nippon Telegr & Teleph Corp <Ntt> | 分周器 |
JP2008509590A (ja) * | 2004-08-06 | 2008-03-27 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 周波数分周器 |
Also Published As
Publication number | Publication date |
---|---|
WO2005091506A1 (en) | 2005-09-29 |
US7671641B1 (en) | 2010-03-02 |
EP1728326A1 (en) | 2006-12-06 |
CN1930780A (zh) | 2007-03-14 |
WO2005091506A8 (en) | 2005-12-01 |
CN1930780B (zh) | 2010-06-02 |
KR20070029147A (ko) | 2007-03-13 |
JP2007528657A (ja) | 2007-10-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4734510B2 (ja) | 分周器 | |
US20090280762A1 (en) | High-order harmonic rejection mixer using current steering technique | |
JP4756135B2 (ja) | 周波数分周器 | |
TW200915715A (en) | High linearity mixer with programmable gain and associated transconductor | |
JP2007043290A (ja) | 乗算器及びこれを用いる無線通信装置 | |
JP4056739B2 (ja) | 高調波ミクサ | |
US8362820B2 (en) | Semiconductor integrated circuit | |
US8818318B2 (en) | Frequency up and down converter | |
US6531920B1 (en) | Differential amplifier circuit | |
CN110858759B (zh) | 单边带混频器电路 | |
US10666239B2 (en) | Balanced frequency doubler | |
Senani et al. | A new floating current-controlled positive resistance using mixed translinear cells | |
Myderrizi et al. | CCII+ based fully CMOS four-quadrant multiplier | |
JP2004096362A (ja) | 電圧制御発振器および直交変調器 | |
TWI517551B (zh) | 具低轉換損耗之奇數多倍頻裝置 | |
JP4909862B2 (ja) | 周波数変換回路および受信機 | |
JP5616305B2 (ja) | 送信器 | |
WO2005091506A2 (en) | Frequency divider | |
KR100831366B1 (ko) | 다중위상 발생기 및 이를 구비하는 믹서 | |
JP2007258861A (ja) | 周波数変換回路 | |
JP2007274040A (ja) | ハーモニックミキサ回路 | |
JP2015082720A (ja) | 発振器および信号処理回路 | |
JP5524913B2 (ja) | 送信器 | |
KR100970132B1 (ko) | 인버터 구조를 갖는 주파수 분배기 | |
JP2006295374A (ja) | 増幅回路、電圧電流変換回路および送信装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20080219 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20080303 |
|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20080808 |
|
RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20080903 |
|
RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20080904 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100817 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20101117 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20101126 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20101217 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20110218 |
|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20110310 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20110310 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140513 Year of fee payment: 3 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |