JP4116576B2 - Process control system and process control apparatus - Google Patents

Process control system and process control apparatus Download PDF

Info

Publication number
JP4116576B2
JP4116576B2 JP2004019764A JP2004019764A JP4116576B2 JP 4116576 B2 JP4116576 B2 JP 4116576B2 JP 2004019764 A JP2004019764 A JP 2004019764A JP 2004019764 A JP2004019764 A JP 2004019764A JP 4116576 B2 JP4116576 B2 JP 4116576B2
Authority
JP
Japan
Prior art keywords
control
information
process control
control device
target
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2004019764A
Other languages
Japanese (ja)
Other versions
JP2005212549A (en
Inventor
慶一 三富
敏裕 飯田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP2004019764A priority Critical patent/JP4116576B2/en
Publication of JP2005212549A publication Critical patent/JP2005212549A/en
Application granted granted Critical
Publication of JP4116576B2 publication Critical patent/JP4116576B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Programmable Controllers (AREA)

Description

本発明は、プロセス制御システム及びプロセス制御装置であり、特にマルチプロセッサ構成の制御装置に関する。   The present invention relates to a process control system and a process control apparatus, and more particularly to a control apparatus having a multiprocessor configuration.

鉄道用信号制御システムとして、ダイヤに基づく進路設定を行う進路制御装置と、信号設備を直接制御する信号制御装置と、進路制御装置からの指示に従い、信号設備の連鎖を取りながら制御を指示する連動装置とで構成される電子連動装置が知られている。   As a railway signal control system, a route control device that sets the route based on a diagram, a signal control device that directly controls signal equipment, and a linkage that instructs control while chaining signal equipment according to instructions from the route control device An electronic interlocking device composed of a device is known.

このような電子連動装置は、通常、駅にひとつ構築するが、駅を分割制御可能とする設備分散型電子連動装置（特許文献１参照）がある。図１は、設備分散型電子連動装置の一例を示したもので、それぞれ多重系で構成した、進路制御装置１０ａ、１０ｂ、連動装置１２ａ、１２ｂ、信号制御装置１５で構成している。   Such an electronic interlocking device is usually constructed at a station, but there is an equipment-distributed electronic interlocking device (see Patent Document 1) that enables the station to be divided and controlled. FIG. 1 shows an example of an equipment-distributed electronic interlocking device, which is composed of route control devices 10a and 10b, interlocking devices 12a and 12b, and a signal control device 15, each of which is composed of multiple systems.

進路制御装置１０ａ、１０ｂと連動装置１２ａ、１２ｂとは通信回線１１ａ、１１ｂで、連動装置１２ａ、１２ｂ間は通信回線１３、連動装置１２ａ、１２ｂと信号制御装置１５間は通信回線１４ａ、１４ｂで接続している。また、信号制御装置１５は、パラレルインターフェース及び通信回線１６により、信号設備１７に接続している。   The route control devices 10a and 10b and the interlocking devices 12a and 12b are communication lines 11a and 11b, the communication devices 13a and 12b are connected by the communication line 13, and the interlocking devices 12a and 12b and the signal control device 15 are connected by the communication lines 14a and 14b. Connected. Further, the signal control device 15 is connected to the signal equipment 17 by a parallel interface and a communication line 16.

信号設備１７には、図示しない信号機や転てつ機などの設備が複数台含まれる。信号制御装置１５は、各進路制御装置１０ａ、１０ｂ間及び連動装置１２ａ、１２ｂ間で共通の信号設備１７を制御するため、分割した連動装置１２ａ、１２ｂ間で、互いに相手の状態を監視して信号設備１７の制御競合をチェックする必要がある。   The signal equipment 17 includes a plurality of equipment such as a traffic light and a turning machine (not shown). Since the signal control device 15 controls the common signal equipment 17 between the route control devices 10a and 10b and between the interlocking devices 12a and 12b, the signal control device 15 monitors the state of the other party between the divided interlocking devices 12a and 12b. It is necessary to check the control conflict of the signal equipment 17.

制御競合のチェックを行う手段として、（１）連動装置１２ａ、１２ｂ間で制御の問合せ・応答を行う方法と、（２）設備状態・制御状態情報を共有して双方の連動装置１２ａ、１２ｂでチェックする方法がある。   As a means for checking the control conflict, (1) a method for inquiring and responding to control between the interlocking devices 12a and 12b, and (2) sharing the equipment state / control state information between the interlocking devices 12a and 12b. There is a way to check.

（１）の方法を採用した公知例に、マルチプロセッサ構成制御装置（特許文献２参照）があるが、設備分散型電子連動装置においては、進路制御装置が連動装置に指示を行ってから、信号制御装置が信号設備の制御を行い、その結果を進路制御装置で確認出来るまでの時間、すなわちシステムとしての応答時間を短縮するため、（２）の情報を共有する方法を採用している。   A known example of adopting the method of (1) is a multiprocessor configuration control device (see Patent Document 2). In a facility-distributed electronic interlocking device, a signal is issued after the course control device instructs the interlocking device. In order to shorten the time until the control device controls the signal equipment and the result can be confirmed by the route control device, that is, the response time as the system, the method (2) of sharing information is adopted.

図２は、連動装置の処理概要の一例を示したもので、入力処理２０、情報交換２１、競合チェック２２、出力処理２３の処理を、一定の制御サイクル２４で繰返し実行する。   FIG. 2 shows an example of the processing outline of the interlocking device. The processing of the input process 20, the information exchange 21, the conflict check 22, and the output process 23 is repeatedly executed in a constant control cycle 24.

入力処理２０は、進路制御装置１０ａまたは１０ｂからの指示入力、及び信号制御装置１５からの信号設備状態入力を行う。情報交換２１は、連動装置１２ａ、１２ｂ間で制御に必要な情報を交換する。競合チェック２２は、各々の連動装置内における設備の競合、および連動装置同士の設備の競合をチェックする。出力処理２３は、信号制御装置１５への信号設備制御出力、及び進路制御装置１０ａまたは１０ｂへの設備状態出力を行う。
特開２０００−１５９１０８号公報 特開２００３−７６６６９号公報 The input process 20 performs an instruction input from the route control device 10 a or 10 b and a signal equipment state input from the signal control device 15. The information exchange 21 exchanges information necessary for control between the interlocking devices 12a and 12b. The contention check 22 checks equipment competition in each interlocking device and equipment competition between interlocking devices. The output processing 23 performs signal equipment control output to the signal control device 15 and equipment status output to the route control device 10a or 10b.
JP 2000-159108 A Japanese Patent Laid-Open No. 2003-76669

ここで、２つの進路制御装置が同じ信号設備に対して同時に制御指示を行った場合について考える。各々の連動装置は、入力された指示に従い、図示しない仮設定処理において指定された設備の制御を予約した後、情報交換を実施する。   Here, consider a case where two route control devices simultaneously give control instructions to the same signal equipment. Each interlocking apparatus reserves control of equipment designated in a temporary setting process (not shown) according to the input instruction, and then performs information exchange.

競合チェック２２においては、互いに相手装置が制御の予約を行った、すなわち制御の競合状態が発生する。制御競合が発生した場合の対応として、（１）予め連動装置の処理優先度を決めておき、優先度の高い連動装置で制御し、他方の連動装置では制御指示を取り消す方法、（２）各々の連動装置で制御指示を取り消し、進路制御装置に制御不可を応答し、進路制御装置で適切なリトライ処理を行う方法、の２案が考えられる。   In the contention check 22, the counterpart devices have made a reservation for control, that is, a control contention state occurs. As a countermeasure when a control conflict occurs, (1) a method in which processing priority of an interlocking device is determined in advance, control is performed by a interlocking device having a high priority, and a control instruction is canceled by the other interlocking device; There are two proposals: a method of canceling the control instruction by the interlocking device, responding that the control is impossible to the route control device, and performing an appropriate retry process by the route control device.

（１）の案では、常に優先度の高い連動装置で処理されるため、常に片方の連動装置の負担が高くなる問題がある。また、（２）の案では、進路制御装置でのリトライ処理に適切なディレイを設定しないと、リトライ時にも制御の競合が再発し、結果として制御実行までの時間が遅くなる、といった課題がある。   In the plan (1), since processing is always performed by a high-priority interlocking device, there is a problem that the burden on one interlocking device is always high. In the plan (2), if an appropriate delay is not set for the retry process in the route control device, the control contention reoccurs even at the time of the retry, resulting in a delay in the time until the control is executed. .

本発明は、情報交換２１で交換する情報に、進路制御装置からの制御指示の有無情報と処理実行権情報を付加する手段、及び自装置の制御指示有無と処理実行権、他装置の制御指示有無と処理実行権とから、自装置の処理実行可否を判定する手段を設けている。   The present invention includes means for adding information on presence / absence of control instruction from the route control device and processing execution right information to information exchanged in the information exchange 21, and presence / absence of control instruction of the own device, processing execution right, control instruction of other device Means is provided for determining whether or not the own apparatus can execute the process based on the presence / absence and the process execution right.

すなわち、本発明は、上位装置と２台のプロセス制御装置とからなり、該プロセス制御装置は、それぞれ、上位装置からの制御指示を受付ける手段と、共通の制御対象を制御する手段と、制御対象の状態の情報と制御予約の情報を他プロセス制御装置に送信する手段と、制御対象の状態の情報と制御予約の情報を他プロセス制御装置から受信する手段と、自プロセス制御装置における他プロセス制御装置との制御の競合チェックをする手段とを有するプロセス制御システムにおいて、前記プロセス制御装置は、それぞれ、上位装置からの制御指示の有無と制御対象への制御処理実行権限の情報を他プロセス制御装置に送信する手段と、上位装置からの制御指示の有無と制御対象への制御処理実行権限の情報を他プロセス制御装置から受信する手段とを有しており、そして、前記制御の競合チェックをする手段は、自プロセス制御装置及び他プロセス制御装置それぞれの制御対象の状態と制御予約の情報と、自プロセス制御装置及び他プロセス制御装置それぞれにおける上位装置からの制御指示有無と制御対象への制御処理実行権限の情報とを元に、制御処理実行可否の判定を行い制御の競合チェックを行うプロセス制御システムである。 That is, the present invention comprises a host device and two process control devices, each of which includes a means for receiving a control instruction from the host device, a means for controlling a common control target, and a control target. means for transmitting the information of the information of the status and control reserve other process control devices, means for receiving information of the information and control reservation state of the control object from another process control device, the other process control in its own process controller In the process control system having a means for checking a control conflict with the apparatus, the process control apparatus respectively transmits the presence / absence of a control instruction from the host apparatus and information on the right to execute control processing to the control target to the other process control apparatus. Information from the other process control device, the presence / absence of the control instruction from the host device, and the control processing execution authority to the control target And the means for checking the control conflict includes information on the status of the control target of each of the own process control device and the other process control device, control reservation information, and the own process control device and the other process control. This is a process control system that determines whether control processing can be executed based on the presence / absence of a control instruction from a higher-level device in each device and information on the right to execute control processing on a control target, and performs a control conflict check.

また、本発明は、上位装置からの制御指示を受付ける手段と、制御対象を制御する手段と、制御対象の状態の情報と制御予約の情報を他プロセス制御装置に送信する手段と、制御対象の状態の情報と制御予約の情報を他プロセス制御装置から受信する手段と、自プロセス制御装置における他プロセス制御装置との制御の競合チェックをする手段とを有するプロセス制御装置において、上位装置からの制御指示の有無と制御対象への制御処理実行権限の情報を他プロセス制御装置に送信する手段と、上位装置からの制御指示の有無と制御対象への制御処理実行権限の情報を他プロセス制御装置から受信する手段とを有し、そして、前記制御の競合チェックをする手段は、自プロセス制御装置及び他プロセス制御装置それぞれの制御対象の状態と制御予約の情報と、自プロセス制御装置及び他プロセス制御装置それぞれにおける上位装置からの制御指示有無と制御対象への制御処理実行権限の情報とを元に、制御処理実行可否の判定を行い制御の競合チェックを行うプロセス制御装置である。 Further, the present invention provides means for receiving a control instruction from a host device, means for controlling a control object, means for transmitting control target status information and control reservation information to another process control apparatus, In a process control apparatus having means for receiving status information and control reservation information from another process control apparatus and means for checking control conflict with another process control apparatus in its own process control apparatus, control from a higher-level apparatus Information on the presence / absence of an instruction and control process execution authority for the control target to another process control apparatus, and the presence / absence of a control instruction from the host apparatus and the control process execution authority information for the control target are transmitted from the other process control apparatus. And means for checking the control contention are states of control targets of the own process control device and the other process control devices, respectively. Based on the reservation information, the presence / absence of a control instruction from the host device in each of the own process control device and the other process control device, and the control processing execution authority information to the control target, it is determined whether or not the control processing can be executed. A process control device that performs a contention check.

そして、本発明は、制御の競合チェックをしても制御処理実行可否を判定することができないときに、自プロセス制御装置及び他プロセス制御装置それぞれが有する識別コードの大小で制御処理実行可否を判断する手段を有するプロセス制御装置である。   In the present invention, when it is not possible to determine whether or not the control process can be executed even after performing a control conflict check, it is determined whether or not the control process can be executed based on the identification codes of the own process control device and the other process control devices. A process control device having means for

本発明によれば、複数の制御装置で制御対象を制御する場合、同時に複数の上位装置から制御指示があった場合でも、（１）制御装置間で処理手順を調整するので処理負荷の均等化が図れる、（２）上位装置でのリトライ遅延を抑止できるので処理遅延を最小化出来る、といった効果があり、システム全体としての応答性能を確保出来る効果がある。   According to the present invention, when a control target is controlled by a plurality of control devices, even when there are control instructions from a plurality of higher-level devices at the same time, (1) the processing procedure is adjusted among the control devices, so the processing load is equalized. (2) Since the retry delay in the host device can be suppressed, the processing delay can be minimized, and the response performance of the entire system can be ensured.

本発明を実施するための最良の形態を説明する。
本発明のプロセス制御システムおよびプロセス制御装置の実施例について、図面を用いて説明する。図１は、システム構成の説明図である。図２は、連動装置の制御手順の一例の説明図である。図３は、連動装置間の交換情報の一例の説明図である。図４は、制御実行権判定フローの一例の説明図である。図５は、処理手順の一例の説明図である。 The best mode for carrying out the present invention will be described.
Embodiments of a process control system and a process control apparatus according to the present invention will be described with reference to the drawings. FIG. 1 is an explanatory diagram of a system configuration. FIG. 2 is an explanatory diagram of an example of a control procedure of the interlocking device. FIG. 3 is an explanatory diagram of an example of exchange information between interlocking devices. FIG. 4 is an explanatory diagram of an example of a control execution right determination flow. FIG. 5 is an explanatory diagram of an example of a processing procedure.

実施例を説明する。本実施例のプロセス制御システムは、鉄道用信号制御システムであり、図１で示すように、上位装置である進路制御装置１０ａ、１０ｂと、プロセス制御装置である連動装置１２ａ、１２ｂとからなる。進路制御装置１０ａ、１０ｂは、ダイヤに基づく列車制御、下位装置からの設備状態情報に基づく列車追跡、および設備の保守管理機能を有し、待機２重系で構成される。   Examples will be described. The process control system of the present embodiment is a railway signal control system, and includes route control devices 10a and 10b which are host devices and interlocking devices 12a and 12b which are process control devices, as shown in FIG. The route control devices 10a and 10b have train control based on a diagram, train tracking based on facility state information from lower-level devices, and facility maintenance management functions, and are configured in a standby dual system.

連動装置１２ａ、１２ｂは、上位装置からの進路構成指示に従い、下位装置である信号制御装置１５からの設備状態情報の連鎖を取る機能を有し、多数決３重系で構成される。信号制御装置１５は、信号設備１７からの状態入力、信号設備への制御出力を行う機能を有し、フェールセーフＣＰＵによる２重系で構成される。   The interlocking devices 12a and 12b have a function of taking a chain of equipment state information from the signal control device 15 as a lower device in accordance with a route configuration instruction from the higher device, and are configured by a majority system. The signal control device 15 has a function of performing state input from the signal facility 17 and control output to the signal facility, and is configured by a dual system using a fail-safe CPU.

進路制御装置１０ａ、１０ｂと連動装置１２ａ、１２ｂとは、通信路１１ａ、１１ｂで接続され、進路制御装置１０ａ、１０ｂからの指示情報、連動装置１２ａ、１２ｂからの応答情報及び設備情報を伝送する。   The route control devices 10a and 10b and the interlocking devices 12a and 12b are connected by communication paths 11a and 11b, and transmit instruction information from the route control devices 10a and 10b, response information and facility information from the interlocking devices 12a and 12b. .

連動装置１２ａ、１２ｂ同士は、通信路１３で接続され、共通して制御する信号設備１７に関する設備状態情報及び設備予約情報を伝送する。   The interlocking devices 12a and 12b are connected to each other via the communication path 13 and transmit facility state information and facility reservation information regarding the signal facility 17 to be controlled in common.

連動装置１２ａ、１２ｂと信号制御装置１５とは、通信路１４ａ、１４ｂで接続され、連動装置１２ａ、１２ｂからの制御情報、信号制御装置１５からの表示情報を伝送する。   The interlocking devices 12a and 12b and the signal control device 15 are connected by communication paths 14a and 14b, and transmit control information from the interlocking devices 12a and 12b and display information from the signal control device 15.

図１では、通信路１３、１４ａ、１４ｂは各々独立の回線で示されているが、共通のネットワークを用いて伝送しても良い。   In FIG. 1, the communication paths 13, 14a, and 14b are shown as independent lines, but they may be transmitted using a common network.

図２に、連動装置における処理手順の一例を示す。各連動装置１２ａ、１２ｂは、上位および下位装置からの情報を入力する入力処理２０、他の連動装置と設備状態及び設備予約情報を交換する情報交換２１、連動装置内および他の連動装置との連鎖状態をチェックする競合チェック２２、下位および上位装置への情報を出力する出力処理２３で構成される、一連の制御サイクル２４を、一定の制御周期で繰り返している。   FIG. 2 shows an example of a processing procedure in the interlocking device. Each interlocking device 12a, 12b has an input process 20 for inputting information from the upper and lower devices, an information exchange 21 for exchanging equipment status and facility reservation information with other interlocking devices, and within the interlocking device and with other interlocking devices. A series of control cycles 24 including a contention check 22 for checking the chain state and an output process 23 for outputting information to the lower and upper devices are repeated at a constant control cycle.

情報交換手順では、連動装置間の伝送路１３を用いて、情報交換２５を実施する。図３に、情報交換手順で伝送する交換情報３０の構成の一例を示す。信号設備１７の現在の状態を示す設備状態情報３１、信号設備の制御（予約）状態を示す設備予約情報３２、進路制御装置からの指示の有無を示す制御指示有無３３、連動装置の競合チェック処理の実施権を示す処理実行権限３４で構成される。   In the information exchange procedure, information exchange 25 is performed using the transmission path 13 between the interlocking devices. FIG. 3 shows an example of the configuration of the exchange information 30 transmitted in the information exchange procedure. Equipment status information 31 indicating the current status of the signal equipment 17, equipment reservation information 32 indicating the control (reservation) status of the signal equipment, control instruction presence / absence 33 indicating the presence / absence of an instruction from the route control device, and conflict check processing of the interlocking device The process execution authority 34 indicating the right to implement the

処理実行権限「あり」の場合は、競合チェック処理にて連鎖を確認した後、制御を行うことが出来、処理実行権限「保留」の場合は、その制御サイクルでの競合チェック処理を一旦保留し、新たな制御処理は行わない。   If the process execution authority is “Yes”, control can be performed after checking the chain in the conflict check process. If the process execution authority is “Pending”, the conflict check process in that control cycle is temporarily suspended. No new control processing is performed.

図４に、競合チェック処理の実行権判定のフローチャートの一例を示す。手順４０にて、競合チェックを「実行可」にする。手順４１にて、上位装置からの指示の有無、および情報交換手段にて交換した制御指示有無３３、すなわち他の連動装置における上位装置からの指示の有無を判定し、共に指示ありの場合に手順４２に進み、そうでなければ手順４５に進む。   FIG. 4 shows an example of a flowchart for determining the execution right of the conflict check process. In step 40, the conflict check is set to “executable”. In step 41, the presence / absence of an instruction from the host device and the control instruction presence / absence 33 exchanged by the information exchanging means, that is, the presence / absence of an instruction from the host device in another interlocking device are determined. Proceed to 42, otherwise proceed to procedure 45.

手順４２にて、自装置の処理権（処理実行権限）「あり」の場合は手順４３に進み、そうでなければ手順４５に進む。   If it is determined in step 42 that the processing authority (processing execution authority) of the own apparatus is “Yes”, the process proceeds to step 43;

手順４３にて、情報交換手段にて交換した処理実行権限３４、すなわち他の連動装置における処理権と、同じく情報交換手段にて交換した設備状態情報３１から他の連動装置の識別コードを取得し、他の連動装置の処理権が「保留」であるか、または自装置と他装置の識別コード比較により、自装置の識別コードが大きい場合は手順４４に進み、そうでない場合は手順４５に進む。手順４４にて、競合チェックを「実行可」にする。   In step 43, the processing execution authority 34 exchanged by the information exchanging means, that is, the processing authority in another interlocking apparatus, and the identification code of the other interlocking apparatus are acquired from the equipment state information 31 exchanged by the information exchanging means. If the processing right of the other interlocking device is “pending”, or if the identification code of the own device is large by comparing the identification code between the own device and the other device, the process proceeds to step 44, and if not, the process proceeds to step 45. . In step 44, the conflict check is set to “executable”.

手順４５にて、競合チェックを判定し、「保留」であれば手順４７に、そうでなければ手順４６に進む。手順４６にて、自装置の処理権を「あり」に設定する。手順４７にて、自装置の処理権を「保留」に設定する。   In step 45, the contention check is determined. If “pending”, the process proceeds to step 47, and if not, the process proceeds to step 46. In step 46, the processing right of the own apparatus is set to “present”. In step 47, the processing right of the own apparatus is set to “hold”.

図５に、本フローチャートを用いた処理の手順の一例を示す。図５は、連動装置の制御サイクル単位に手順が進む様子を示しており、手順５０から手順５４までは、時間順に進行する。   FIG. 5 shows an example of a processing procedure using this flowchart. FIG. 5 shows how the procedure proceeds in units of control cycles of the interlocking device, and the procedure 50 to procedure 54 proceeds in time order.

手順５０では、連動装置１２ｂにのみ制御指示があるため、連動装置双方とも、図４の４０→４１で、４１の判定条件「自装置指示あり、かつ他装置指示あり」の条件未達のため、４５→４６のフローを進み、競合チェック「実行可」、処理権「あり」となるが、実際の制御は制御指示のある連動装置１２ｂのみとなる。   In the procedure 50, since there is a control instruction only for the interlocking device 12b, both interlocking devices do not reach the condition of the determination condition 41 “there is an own device instruction and another device instruction” in 40 → 41 in FIG. 45 → 46, the contention check is “executable” and the processing right is “present”, but the actual control is only the interlocking device 12b with the control instruction.

手順５１では、連動装置１２ａにのみ制御指示があり、手順５０と同様に、連動装置双方とも競合チェック「実行可」、処理権「あり」となり、実際の制御は連動装置１２ａで行う。   In the procedure 51, only the interlocking device 12a is instructed to control, and as in the procedure 50, both interlocking devices are in conflict check “executable” and the processing right is “present”, and the actual control is performed by the interlocking device 12a.

手順５２では、双方の連動装置に制御指示があり、識別コードを「連動装置１２ａ＜連動装置１２ｂ」とすれば、連動装置１２ａのフローは、４０→４１→４２→４３で、「他装置処理権保留、または自装置の識別コードが大」の条件未達のため、４５→４６となり、競合チェック「実行可」、処理権「あり」となり、連動装置１２ｂのフローは、４０→４１→４２→４３で、「自装置の識別コードが大」の条件適合のため、４４→４５→４７となり、競合チェック「保留」、処理権「保留」となって、実際の制御は連動装置１２ａで行われ、連動装置１２ｂの制御指示は保留状態となって次の制御サイクルに持ち越される。   In step 52, if there is a control instruction for both interlocking devices and the identification code is “interlocking device 12a <interlocking device 12b”, the flow of the interlocking device 12a is 40 → 41 → 42 → 43. Since the condition of “reserved right or the identification code of the own device is large” has not been reached, 45 → 46, conflict check “executable”, processing right “present”, and the flow of the interlocking device 12b is 40 → 41 → 42. → 43, because the condition that “the identification code of the own device is large” is met, 44 → 45 → 47, the contention check is “pending”, the processing right is “pending”, and the actual control is performed by the interlocking device 12a. Thus, the control instruction of the interlocking device 12b is put on hold and carried over to the next control cycle.

手順５３では、連動装置１２ａに新たな制御指示と、連動装置１２ｂに持ち越された制御指示があり、連動装置１２ａのフローは、４０→４１→４２→４３で、「他装置処理権保留」の条件適合のため、４４→４５→４７となり、競合チェック「保留」、処理権「保留」となり、連動装置１２ｂのフローは、４０→４１→４２で、「自装置処理権あり」の条件未達のため、４５→４６となり、競合チェック「実行可」、処理権「あり」となって、実際の制御は連動装置１２ｂで行われ、連動装置１２ａの制御指示は保留状態となって次の制御サイクルに持ち越される。   In step 53, there is a new control instruction for the interlocking device 12a and a control instruction carried over to the interlocking device 12b, and the flow of the interlocking device 12a is 40 → 41 → 42 → 43, and “other device processing right pending”. 44 → 45 → 47 because the condition is met, the contention check is “pending” and the processing right is “pending”, and the flow of the interlocking device 12b is 40 → 41 → 42, and the condition of “with own device processing right” is not achieved. Therefore, it becomes 45 → 46, the contention check is “executable” and the processing right is “present”, the actual control is performed by the interlocking device 12b, and the control instruction of the interlocking device 12a is put on hold and the next control is performed. Carried over to the cycle.

手順５４では、手順５３で連動装置１２ａの制御指示が保留状態になったため、手順５１と同様であり、実際の制御は連動装置１２ａで行われる。   In the procedure 54, since the control instruction of the interlocking device 12a is put on hold in the procedure 53, it is the same as the procedure 51, and the actual control is performed by the interlocking device 12a.

このようにして、本実施例の鉄道用信号制御システムにおいて、２つの連動装置は、制御の競合チェックを行うことにより、同時に制御指示があっても、処理負荷を均等化し、処理遅延を最小化することができる。   In this way, in the railway signal control system of this embodiment, the two interlocking devices perform the control conflict check, thereby equalizing the processing load and minimizing the processing delay even if there is a control instruction at the same time. can do.

システム構成の説明図。Explanatory drawing of a system configuration. 連動装置の制御手順の一例の説明図。Explanatory drawing of an example of the control procedure of an interlocking | linkage apparatus. 連動装置間の交換情報の一例の説明図。An explanatory view of an example of exchange information between interlocking devices. 制御実行権判定フローの一例の説明図。Explanatory drawing of an example of a control execution right determination flow. 処理手順の一例の説明図。Explanatory drawing of an example of a process procedure.

符号の説明Explanation of symbols

１０ａ、１０ｂ 進路制御装置
１１ａ、１１ｂ、１３、１４ａ、１４ｂ、１６ 通信回線
１２ａ、１２ｂ 連動装置
１５ 信号制御装置
１７ 信号設備 10a, 10b Path control device 11a, 11b, 13, 14a, 14b, 16 Communication line 12a, 12b Interlocking device 15 Signal control device 17 Signal equipment

Claims (3)

上位装置と２台のプロセス制御装置とからなり、該プロセス制御装置は、それぞれ、上位装置からの制御指示を受付ける手段と、共通の制御対象を制御する手段と、制御対象の状態の情報と制御予約の情報を他プロセス制御装置に送信する手段と、制御対象の状態の情報と制御予約の情報を他プロセス制御装置から受信する手段と、自プロセス制御装置における他プロセス制御装置との制御の競合チェックをする手段とを有するプロセス制御システムにおいて、
前記プロセス制御装置は、それぞれ、上位装置からの制御指示の有無と制御対象への制御処理実行権限の情報を他プロセス制御装置に送信する手段と、上位装置からの制御指示の有無と制御対象への制御処理実行権限の情報を他プロセス制御装置から受信する手段とを有しており、そして、前記制御の競合チェックをする手段は、自プロセス制御装置及び他プロセス制御装置それぞれの制御対象の状態と制御予約の情報と、自プロセス制御装置及び他プロセス制御装置それぞれにおける上位装置からの制御指示有無と制御対象への制御処理実行権限の情報とを元に、制御処理実行可否の判定を行い制御の競合チェックを行うことを特徴とするプロセス制御システム。 The process control apparatus comprises a host apparatus and two process control apparatuses, each of which receives a control instruction from the host apparatus, a means for controlling a common control target , information on the status of the control target, and control Control contention between means for transmitting reservation information to other process control device, means for receiving control target status information and control reservation information from other process control device, and other process control device in own process control device A process control system having means for checking,
Each of the process control devices includes means for transmitting information on the presence / absence of a control instruction from a higher-level device and control processing execution authority to the control target to another process control device, and the presence / absence of a control command from the higher-level device and the control target. Means for receiving the control processing execution authority information from the other process control device, and the means for checking the control conflict is the status of the control target of each of the own process control device and the other process control device. And control reservation information, the presence / absence of a control instruction from the host device in each of the own process control device and the other process control device, and the control processing execution authority information to the control target, control whether to execute the control processing and control A process control system characterized by performing a contention check. 上位装置からの制御指示を受付ける手段と、制御対象を制御する手段と、制御対象の状態の情報と制御予約の情報を他プロセス制御装置に送信する手段と、制御対象の状態の情報と制御予約の情報を他プロセス制御装置から受信する手段と、自プロセス制御装置における他プロセス制御装置との制御の競合チェックをする手段とを有するプロセス制御装置において、
上位装置からの制御指示の有無と制御対象への制御処理実行権限の情報を他プロセス制御装置に送信する手段と、上位装置からの制御指示の有無と制御対象への制御処理実行権限の情報を他プロセス制御装置から受信する手段とを有し、そして、前記制御の競合チェックをする手段は、自プロセス制御装置及び他プロセス制御装置それぞれの制御対象の状態と制御予約の情報と、自プロセス制御装置及び他プロセス制御装置それぞれにおける上位装置からの制御指示有無と制御対象への制御処理実行権限の情報とを元に、制御処理実行可否の判定を行い制御の競合チェックを行うことを特徴とするプロセス制御装置。 Means for receiving a control instruction from a host device, means for controlling a control target, means for transmitting control target state information and control reservation information to another process control device, control target state information and control reservation In a process control device having means for receiving the information of the other process control device and means for checking control conflict with the other process control device in the own process control device,
Information on the presence / absence of the control instruction from the higher-level device and the control processing execution authority information to the control target, the information on the presence / absence of the control instruction from the higher-level device and the control processing execution authority to the control target Means for receiving the control contention from the other process control device, and the means for checking the contention of the control includes information on the status of the control target of each of the own process control device and the other process control device, control reservation information, and own process control. A control contention check is performed by determining whether control processing can be executed based on the presence / absence of a control instruction from a higher-level device in each of the device and the other process control device and information on the control processing execution authority to the control target. Process control device. 制御の競合チェックをしても制御処理実行可否を判定することができないときに、自プロセス制御装置及び他プロセス制御装置それぞれが有する識別コードの大小で制御処理実行可否を判断する手段を有する請求項２記載のプロセス制御装置。   A means for determining whether or not control processing can be executed based on the size of an identification code of each of the own process control device and another process control device when it is not possible to determine whether or not control processing can be executed even after performing a control conflict check. 2. The process control apparatus according to 2.
JP2004019764A 2004-01-28 2004-01-28 Process control system and process control apparatus Expired - Fee Related JP4116576B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004019764A JP4116576B2 (en) 2004-01-28 2004-01-28 Process control system and process control apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004019764A JP4116576B2 (en) 2004-01-28 2004-01-28 Process control system and process control apparatus

Publications (2)

Publication Number Publication Date
JP2005212549A JP2005212549A (en) 2005-08-11
JP4116576B2 true JP4116576B2 (en) 2008-07-09

Family

ID=34903890

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004019764A Expired - Fee Related JP4116576B2 (en) 2004-01-28 2004-01-28 Process control system and process control apparatus

Country Status (1)

Country Link
JP (1) JP4116576B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH066672U (en) * 1992-06-24 1994-01-28 啓 佐久間 Sliding plate for sliding door

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4703707B2 (en) * 2008-10-10 2011-06-15 株式会社京三製作所 Signal control method and signal control system
US8127063B2 (en) * 2009-01-20 2012-02-28 Fisher-Rosemount Systems, Inc. Distributed equipment arbitration in a process control system
JP6411426B2 (en) * 2016-10-07 2018-10-24 本田技研工業株式会社 Cooperative control method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH066672U (en) * 1992-06-24 1994-01-28 啓 佐久間 Sliding plate for sliding door

Also Published As

Publication number Publication date
JP2005212549A (en) 2005-08-11

Similar Documents

Publication Publication Date Title
US9170569B2 (en) Method for electing an active master device from two redundant master devices
EP2672662A1 (en) Connection abnormality detection method, network system, and master device
US8559300B2 (en) Redundant communications network
CN107948063B (en) Method for establishing aggregation link and access equipment
JP5831318B2 (en) Network device, network control method, and program
US9843506B2 (en) Distributed control system and control method thereof
JP4116576B2 (en) Process control system and process control apparatus
JP5706347B2 (en) Redundant control system
KR20160109346A (en) Signal transmission system for railway vehicle
GB2526921A (en) Relay control system and communication relay method
JP2011188623A (en) Safety control system
US7724775B2 (en) Data transmission circuit and method for controlling the data transmission circuit
JP6149393B2 (en) Communication coupler, information processing apparatus, control method, and program
EP2492764B1 (en) Field communication apparatus and process control system
CN101130417B (en) Control information transmission system
JP2007018026A (en) Controller
JP2010146363A (en) System switching system of duplex programmable controller
CN106537268A (en) Method and system for assigning control authorization to computer
JP5556377B2 (en) Parallel computing system, processor, network switch device, and communication method
JP2013088826A (en) Data input method in redundant system
JP5777565B2 (en) Plant monitoring and control device
JP2606130B2 (en) Loop network
US10317877B2 (en) System for controlling remotely controlled equipment
JP2001211176A (en) Automatic setting system for identification number of terminal in network
JP6262001B2 (en) Supervisory control system and control method of supervisory control system

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20051115

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080205

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080304

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20080415

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20080417

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110425

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 4116576

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110425

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120425

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120425

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130425

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130425

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140425

Year of fee payment: 6

LAPS Cancellation because of no payment of annual fees