JP3896280B2 - Plasma processing apparatus and plasma processing method - Google Patents

Plasma processing apparatus and plasma processing method Download PDF

Info

Publication number
JP3896280B2
JP3896280B2 JP2001390848A JP2001390848A JP3896280B2 JP 3896280 B2 JP3896280 B2 JP 3896280B2 JP 2001390848 A JP2001390848 A JP 2001390848A JP 2001390848 A JP2001390848 A JP 2001390848A JP 3896280 B2 JP3896280 B2 JP 3896280B2
Authority
JP
Japan
Prior art keywords
peripheral member
electrode peripheral
plasma processing
lower electrode
plasma
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2001390848A
Other languages
Japanese (ja)
Other versions
JP2003197604A (en
Inventor
正紀 坂本
省二 松元
俊介 久呉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Corp
Panasonic Holdings Corp
Original Assignee
Panasonic Corp
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panasonic Corp, Matsushita Electric Industrial Co Ltd filed Critical Panasonic Corp
Priority to JP2001390848A priority Critical patent/JP3896280B2/en
Publication of JP2003197604A publication Critical patent/JP2003197604A/en
Application granted granted Critical
Publication of JP3896280B2 publication Critical patent/JP3896280B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Drying Of Semiconductors (AREA)

Description

【0001】
【発明の属する技術分野】
この発明は半導体製造装置及びそれを用いた半導体装置の製造方法に係わり、さら詳述するとプラズマを用いたドライエッチング装置等のプラズマ処理装置及びそれを用いたプラズマ処理方法に関するものである。
【0002】
【従来の技術】
半導体集積回路製造において、反応室にガスを流入しそのガスをプラズマ化させて処理を行うプラズマ加工技術は、現在の高集積化が進む半導体デバイスを微細加工する為には欠かせない技術である。図5にドライエッチング装置の反応室の構造を示す。同図が示す通り、電極に高周波電圧を印加しプラズマを発生させて半導体基板12の処理中は、加工に用いられるプラズマ10に反応室内部材である、下部電極周辺部材11や下部電極13がさらされることになる。その加工に用いるプラズマ10によって半導体基板12が処理されるとともに反応室内部材11,13も同時にエッチングされ、その部材の消耗が進む。
【0003】
図6は一般に使用されている下部電極周辺部材11と半導体基板12を、ドライエッチング装置に設置された状態において上方から見る図である。12が半導体基板で、11が下部電極周辺部材である。このような部材では半導体基板12の切り欠き部であるノッチ部1から消耗しやすい。14は下部電極周辺部材11の消耗の激しい部分(局所消耗部分)を示している。
【0004】
【発明が解決しようとする課題】
この現象はプラズマ加工技術を用いる場合、回避することができない。消耗は部材からの発塵やプラズマの異常を発生させる要因となるため、消耗した部材を交換することにより反応室の安定を保つ必要がある。しかし部材を交換するという作業を有する保守作業は、高頻度で行うと生産において半導体製造装置の稼働率低下につながる。また局所的に下部電極周辺部材の消耗が進むと、本来その部材が持つ寿命に達する前に交換が必要となる場合がある。このことにより部材交換を有する保守作業が高頻度で行われることになり、半導体製造装置の稼働率低下につながる。また本来部材が持つ寿命まで使用ができていないため、製造コスト増にもつながる。
【0005】
上記に示すように下部電極周辺部材の消耗は半導体製造装置の稼働率に連動しており、製造コスト増にもつながる。また消耗度合いによってはプラズマの異常を引き起こし、プロセス的にも悪影響を及ぼし半導体装置の歩留りを低下させる要因になる。それを回避するためにも下部電極周辺部材の消耗を防止する必要がある。
【0006】
したがって、この発明の目的は、上記課題を確実に解決することであり、プラズマ処理を行う際に、電極周辺部材の消耗による製造コスト増を抑えるプラズマ処理装置およびプラズマ処理方法を提供することである。
【0007】
【課題を解決するための手段】
上記目的を達成するためにこの発明の請求項1記載のプラズマ処理装置は、反応室中に設置され基板を載置可能な平面を有する電極と、前記電極を囲んで取り付けられた電極周辺部材とを備え、前記電極によりプラズマを発生させて前記基板を処理するプラズマ処理装置であって、前記電極周辺部材は、前記基板に形成されたノッチあるいはオリエンテーションフラットに隣接する第1部分と、前記電極周辺部材の内周部を含み、前記ノッチあるいはオリエンテーションフラットに隣接しない第2部分とからなり、前記第1部分は前記第2部分から分離可能である。
【0008】
このように、電極周辺部材は、基板に形成されたノッチあるいはオリエンテーションフラットに隣接する第1部分と、電極周辺部材の内周部を含み、ノッチ或いはオリエンテーションフラットに隣接しない第2部分とからなり、第1部分は第2部分から分離可能であるので、プラズマによりノッチあるいはオリエンテーションフラットの位置から電極周辺部材が消耗しても、これに対応する電極周辺部材の分離可能な第1部分のみを交換することにより、電極周辺部材全体を交換する必要がなくなる。これにより製造コストが低減する。
【0009】
請求項2記載のプラズマ処理装置は、請求項1記載のプラズマ処理装置において、前記電極周辺部材がシリコンカーバイドで形成されている。
【0010】
このように、電極周辺部材がシリコンカーバイドで形成されているので、電極周辺部材のプラズマによる消耗が防止され、製造コストが低減する。
【0013】
請求項3記載のプラズマ処理方法は、請求項1または2記載のプラズマ処理装置を用いて基板のドライエッチングを行う際、基板を所定枚数ドライエッチングした後、電極周辺部材の分離可能な第1部分のみを交換し、次の基板のドライエッチングを続行する。
【0014】
このように、請求項1または2記載のプラズマ処理装置を用いて基板のドライエッチングを行う際、基板を所定枚数ドライエッチングした後、電極周辺部材の分離可能な第1部分のみを交換し、次の基板のドライエッチングを続行するので、基板を所定枚数ドライエッチングすることで電極周辺部材が局所的に消耗する毎に、第1部分のみを交換し、電極周辺部材の第2部分はそのまま使用できる。このため、電極周辺部材の全体を交換するまでの寿命が長くなりコストが削減される。
【0020】
【発明の実施の形態】
この発明の第1の実施の形態を図1に基づいて説明する。図1はこの発明の第1の実施の形態の半導体基板のプラズマ処理装置に用いられる下部電極周辺部材を示す概略平面図である。下部電極周辺部材を除く全体構成は図5と同様である。すなわち、ドライエッチング装置などの反応室9中に設置され半導体基板12を載置可能な構成を有する下部電極13と、下部電極13を囲んで取り付けられた下部電極周辺部材15とを備え、下部電極13によりプラズマを発生させて半導体基板12を処理する。
【0021】
図1は、反応室において、下部電極13上に半導体基板12と共に下部電極周辺部材15をセットした状態を示している。下部電極周辺部材15は、リング状部分と局所的に分離することが可能である部分2を有することを特徴とする。この分離可能の部分2は半導体基板12に形成したノッチ部1あるいはオリエンテーションフラットに隣接する。この場合、図1に示された部分2には、リング形状の下部電極周辺部材15と同質の材料を用いている。
【0022】
ところで、ドライエッチング装置の反応室において、半導体基板処理時と同じプラズマを発生させ、下部電極周辺部材15の表面を確認したところ、半導体基板のノッチ部1、あるいは図示していないが、ノッチの代わりにオリエンテーションフラットを形成した半導体基板12のオリエンテーションフラット部に隣接する部分において、従来形状の下部電極周辺部材15のリング状部分、および局所的に分離可能である台形状の下部電極周辺部材15の部分2共に、図6に示すような局所的に消耗が確認された。従来は図6に示すように局所的な消耗により、下部電極周辺部材を交換していたが、本実施の形態では図1のように局所的に消耗する部分2が分離することが可能であることにより、その部分2のみを交換し、下部電極周辺部材15の他の部位は交換する必要がなくなり、交換周期の延命が可能なった。
【0023】
また、上記構成のプラズマ処理装置を用いて基板のプラズマ処理を行う際、半導体基板12を所定枚数プラズマ処理した後、電極周辺部材15の分離可能な部分2のみを交換し、次の半導体基板12のプラズマ処理を続行する。
【0024】
この結果、具体的にドライエッチング装置に適用した結果によると、下部電極周辺部材15のリング状部分の寿命は従来と比較し、約10倍となった。分離部の寿命は当然のことながら従来と同等である。コストの面では、下部電極周辺部材全体の交換コストは約25%削減されることとなった。
【0025】
この発明の参考例1を図2に基づいて説明する。図2はこの発明の参考例1の半導体基板のプラズマ処理装置に用いられる下部電極周辺部材を示す概略平面図である。第1の実施の形態と同様に下部電極周辺部材を除く全体構成は図5と同様である。
【0026】
図2は、下部電極周辺部材16の中央にウエハを設置した配置になっている。下部電極周辺部材16の材質には、従来SiNを用いていたが、耐プラズマ性の向上を目的とし、本発明の参考例1における下部電極周辺部材16はSiC(シリコンカーバイド)からなっている。
【0027】
上記構成のプラズマ処理装置を用いて、ノッチ部1あるいはオリエンテーションフラットを形成した半導体基板12のプラズマ処理を行う。この際、下部電極周辺部材16を半導体基板処理時プラズマ中にさらし、従来のSiNとSiCとの消耗度合いの比較を行った。SiN製下部電極周辺部材は、あるプラズマ条件で累積放電時間240時間で消耗により交換を行っていたのに対して、SiC製下部電極周辺部材16は上記時間では交換までに至らない消耗度合いであった。さらにSiC製の下部電極周辺部材16をプラズマにさらし続けたところ、SiN製の下部電極周辺部材の約2.2倍である累積放電時間530時間で、交換が必要となる消耗度合いを確認した。結果として、下部電極周辺部材の材質をSiCにすることにより、その下部電極周辺部材16の交換周期が2倍以上となり、下部電極周辺部材の消耗の防止を達成した。
【0028】
この発明の参考例2を図3および図4に基づいて説明する。図3(a)〜(c)はこの発明の参考例2の半導体基板処理方法を示す説明図であり、下部電極周辺部材17を回転させてウエハ12との相対的位置関係を変化させた場合の消耗度合いの径時変化を示す。第1の実施の形態と同様に下部電極周辺部材17を除く全体構成は図5と同様である。
【0029】
このプラズマ処理装置を用いて電極によりプラズマを発生させて半導体基板12のプラズマ処理を行う際、図3に示すように、電極周辺部材17を半導体基板12に沿って回転し、半導体基板12に形成したノッチあるいはオリエンテーションフラットと対応する電極周辺部材17の位置を変えて半導体基板12をプラズマ処理する。また、図4(a)〜(c)は、本発明の参考例と比較するために従来の下部電極周辺部材を用いた半導体基板処理方法の説明図であって、ウエハ12と下部周辺電極部材11が常時固定されながら半導体基板処理時プラズマ中にさらされた場合の消耗度合いの経時変化を示している。
【0030】
下部電極周辺部材を回転させない場合は、図4(a)〜(c)に示すように、下部電極周辺部材11のノッチ部1あるいはオリエンテーションフラット部に対向する局所的な消耗部3が4,5と変化し、消耗が激しい。これに対して下部電極周辺部材を回転させることにより、図3(a)〜(c)に示すように、下部電極周辺部材17の消耗部6が7,8と消耗面積は大きくなるが均一に消耗されていくことが確認された。局所的に消耗が進むと半導体基板処理において、プロセス的な問題が発生する。プラズマの異常がその一つである。しかし下部電極周辺部材を、所定枚プラズマ処理する毎に回転させることにより、その部材の消耗が均一化されることが確認できた。これによりプロセスの安定化が得られ、安定した半導体集積回路装置の製造が可能となる。また本発明の参考例の方法では、下部電極周辺部材が均一に消耗し、図4のように局所的に大きく消耗する部分がなくなるので下部電極周辺部材の寿命も延命することができる。実験によると、8倍に寿命を延長することができた。
【0031】
なお、電極周辺部材17は、半導体基板12をプラズマ処理した後、次の半導体基板12を処理する前に回転してもよい。
【0032】
【発明の効果】
この発明の請求項1記載のプラズマ処理装置によれば、電極周辺部材は、基板に形成されたノッチあるいはオリエンテーションフラットに隣接する第1部分と、電極周辺部材の内周部を含み、ノッチ或いはオリエンテーションフラットに隣接しない第2部分とからなり、第1部分は第2部分から分離可能であるので、プラズマによりノッチあるいはオリエンテーションフラットの位置から電極周辺部材が消耗しても、これに対応する電極周辺部材の分離可能な第1部分のみを交換することにより、電極周辺部材全体を交換する必要がなくなる。これにより半導体製造装置の管理維持のためのコスト低減を行うことができる。
【0033】
この発明の請求項2記載のプラズマ処理装置によれば、電極周辺部材がシリコンカーバイドで形成されているので、電極周辺部材のプラズマによる消耗防止および半導体製造装置の管理維持のためのコスト低減を行うことができる。
【0035】
この発明の請求項3記載のプラズマ処理方法によれば、請求項1または2記載のプラズマ処理装置を用いて基板のドライエッチングを行う際、基板を所定枚数ドライエッチングした後、電極周辺部材の分離可能な第1部分のみを交換し、次の基板のドライエッチングを続行するので、基板を所定枚数ドライエッチングすることで電極周辺部材が局所的に消耗する毎に、その部分のみを交換し、電極周辺部材の他の部分はそのまま使用できる。このため、電極周辺部材の全体を交換するまでの寿命が長くなりコストが削減される。
【図面の簡単な説明】
【図1】この発明の第1の実施の形態の下部電極周辺部材を示す概略平面図である。
【図2】この発明の第2の実施の形態の下部電極周辺部材を示す概略平面図である。
【図3】この発明の第3の実施の形態の半導体基板処理方法を示す説明図である。
【図4】従来の下部電極周辺部材を用いた半導体基板処理方法の説明図である。
【図5】プラズマ反応室の構造を示す概略図である。
【図6】従来の下部電極周辺部材を示す平面図である。
【符号の説明】
1 ノッチ部
2 分離可能の部分
3 消耗部
4 消耗部
5 消耗部
6 消耗部
7 消耗部
8 消耗部
9 反応室
10 プラズマ
11 下部電極周辺部材
12 半導体基板
13 下部電極
14 局所消耗部分
15 下部電極周辺部材
16 下部電極周辺部材
17 下部電極周辺部材
[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a semiconductor manufacturing apparatus and a semiconductor device manufacturing method using the same, and more particularly to a plasma processing apparatus such as a dry etching apparatus using plasma and a plasma processing method using the same.
[0002]
[Prior art]
In semiconductor integrated circuit manufacturing, plasma processing technology that performs processing by flowing gas into a reaction chamber and turning it into plasma is an indispensable technology for microfabrication of semiconductor devices that are currently highly integrated. . FIG. 5 shows the structure of the reaction chamber of the dry etching apparatus. As shown in the figure, during processing of the semiconductor substrate 12 by applying a high-frequency voltage to the electrodes and processing the semiconductor substrate 12, the lower electrode peripheral member 11 and the lower electrode 13, which are members in the reaction chamber, are exposed to the plasma 10 used for processing. Will be. The semiconductor substrate 12 is processed by the plasma 10 used for the processing, and the reaction chamber members 11 and 13 are simultaneously etched, so that the consumption of the members proceeds.
[0003]
FIG. 6 is a view of the generally used lower electrode peripheral member 11 and the semiconductor substrate 12 as viewed from above in a state where they are installed in a dry etching apparatus. Reference numeral 12 denotes a semiconductor substrate, and 11 denotes a lower electrode peripheral member. Such a member is easily consumed from the notch portion 1 which is a notch portion of the semiconductor substrate 12. Reference numeral 14 denotes a portion where the lower electrode peripheral member 11 is heavily consumed (locally consumed portion).
[0004]
[Problems to be solved by the invention]
This phenomenon cannot be avoided when using plasma processing technology. Since the exhaustion causes generation of dust and plasma from the member, it is necessary to maintain the stability of the reaction chamber by replacing the exhausted member. However, if maintenance work including work to replace members is performed at a high frequency, the operation rate of the semiconductor manufacturing apparatus is reduced in production. Further, when the lower electrode peripheral member is locally consumed, it may be necessary to replace the member before the lifetime of the member is reached. As a result, maintenance work including member replacement is frequently performed, leading to a reduction in the operating rate of the semiconductor manufacturing apparatus. In addition, since it cannot be used until the lifetime of the original member, it leads to an increase in manufacturing cost.
[0005]
As shown above, the consumption of the lower electrode peripheral member is linked to the operating rate of the semiconductor manufacturing apparatus, which leads to an increase in manufacturing cost. Further, depending on the degree of wear, plasma abnormality may occur, which may adversely affect the process and reduce the yield of the semiconductor device. In order to avoid this, it is necessary to prevent the lower electrode peripheral member from being consumed.
[0006]
Accordingly, an object of the present invention is to reliably solve the above-mentioned problems, and to provide a plasma processing apparatus and a plasma processing method that suppress an increase in manufacturing cost due to consumption of electrode peripheral members when performing plasma processing. .
[0007]
[Means for Solving the Problems]
In order to achieve the above object, a plasma processing apparatus according to claim 1 of the present invention comprises an electrode having a plane installed in a reaction chamber on which a substrate can be placed, and an electrode peripheral member attached surrounding the electrode. A plasma processing apparatus for processing the substrate by generating plasma with the electrode, wherein the electrode peripheral member includes a first portion adjacent to a notch or an orientation flat formed in the substrate, and the periphery of the electrode The second part includes an inner peripheral part of the member and is not adjacent to the notch or the orientation flat, and the first part is separable from the second part.
[0008]
Thus, the electrode peripheral member includes a first portion adjacent to the notch or orientation flat formed in the substrate, and a second portion including the inner peripheral portion of the electrode peripheral member and not adjacent to the notch or orientation flat. Since the first part is separable from the second part , even if the electrode peripheral member is consumed from the position of the notch or the orientation flat by the plasma, only the separable first part of the corresponding electrode peripheral member is replaced. This eliminates the need to replace the entire electrode peripheral member. This reduces manufacturing costs.
[0009]
A plasma processing apparatus according to a second aspect is the plasma processing apparatus according to the first aspect, wherein the electrode peripheral member is formed of silicon carbide.
[0010]
Thus, since the electrode peripheral member is formed of silicon carbide, consumption of the electrode peripheral member due to plasma is prevented, and the manufacturing cost is reduced.
[0013]
According to a third aspect of the present invention, there is provided the plasma processing method according to the first or second aspect, wherein when the substrate is dry-etched using the plasma processing apparatus according to the first or second aspect, after the substrate is dry-etched by a predetermined number of times, Only the replacement is performed, and the dry etching of the next substrate is continued.
[0014]
Thus, when performing dry etching of the substrate by using the plasma processing apparatus according to claim 1 or 2, wherein, after the predetermined number of dry etching the substrate, to exchange only the first part separable electrodes surrounding member, the following Since the dry etching of the substrate is continued, every time the electrode peripheral member is locally consumed by dry etching the predetermined number of substrates, only the first portion is replaced, and the second portion of the electrode peripheral member can be used as it is. . For this reason, the life until the entire electrode peripheral member is replaced becomes longer, and the cost is reduced.
[0020]
DETAILED DESCRIPTION OF THE INVENTION
A first embodiment of the present invention will be described with reference to FIG. FIG. 1 is a schematic plan view showing a lower electrode peripheral member used in a semiconductor substrate plasma processing apparatus according to a first embodiment of the present invention. The overall configuration excluding the lower electrode peripheral member is the same as that shown in FIG. That is, it includes a lower electrode 13 installed in a reaction chamber 9 such as a dry etching apparatus and having a configuration on which a semiconductor substrate 12 can be placed, and a lower electrode peripheral member 15 attached so as to surround the lower electrode 13. 13 generates plasma and processes the semiconductor substrate 12.
[0021]
FIG. 1 shows a state where the lower electrode peripheral member 15 is set together with the semiconductor substrate 12 on the lower electrode 13 in the reaction chamber. The lower electrode peripheral member 15 has a portion 2 that can be locally separated from the ring-shaped portion. The separable portion 2 is adjacent to the notch portion 1 or the orientation flat formed in the semiconductor substrate 12. In this case, the portion 2 shown in FIG. 1 is made of the same material as that of the ring-shaped lower electrode peripheral member 15.
[0022]
By the way, in the reaction chamber of the dry etching apparatus, the same plasma as that during the processing of the semiconductor substrate was generated and the surface of the lower electrode peripheral member 15 was confirmed. As a result, the notch portion 1 of the semiconductor substrate or not shown, In the portion adjacent to the orientation flat portion of the semiconductor substrate 12 on which the orientation flat is formed, the ring-shaped portion of the conventional lower electrode peripheral member 15 and the portion of the trapezoidal lower electrode peripheral member 15 that can be locally separated In both cases, local consumption as shown in FIG. 6 was confirmed. Conventionally, the lower electrode peripheral member has been replaced by local wear as shown in FIG. 6, but in this embodiment, the locally consumed portion 2 as shown in FIG. 1 can be separated. As a result, it is not necessary to replace only the portion 2 and replace other portions of the lower electrode peripheral member 15, thereby extending the life of the replacement cycle.
[0023]
Further, when performing plasma processing of a substrate using the plasma processing apparatus having the above-described configuration, after a predetermined number of plasma processing is performed on the semiconductor substrate 12, only the separable portion 2 of the electrode peripheral member 15 is replaced, and the next semiconductor substrate 12 is replaced. Continue plasma treatment.
[0024]
As a result, according to the result of concrete application to the dry etching apparatus, the life of the ring-shaped portion of the lower electrode peripheral member 15 is about ten times longer than the conventional one. Naturally, the life of the separating portion is the same as that of the prior art. In terms of cost, the replacement cost of the entire lower electrode peripheral member was reduced by about 25%.
[0025]
Reference Example 1 of the present invention will be described with reference to FIG. FIG. 2 is a schematic plan view showing a lower electrode peripheral member used in the semiconductor substrate plasma processing apparatus of Reference Example 1 of the present invention. As in the first embodiment, the overall configuration excluding the lower electrode peripheral member is the same as that of FIG.
[0026]
FIG. 2 shows an arrangement in which a wafer is placed at the center of the lower electrode peripheral member 16. Conventionally, SiN has been used as the material of the lower electrode peripheral member 16, but for the purpose of improving plasma resistance, the lower electrode peripheral member 16 in Reference Example 1 of the present invention is made of SiC (silicon carbide).
[0027]
Using the plasma processing apparatus configured as described above, the plasma processing is performed on the semiconductor substrate 12 on which the notch portion 1 or the orientation flat is formed. At this time, the lower electrode peripheral member 16 was exposed to the plasma during the processing of the semiconductor substrate, and the consumption levels of conventional SiN and SiC were compared. The lower electrode peripheral member made of SiN was replaced due to wear in a cumulative discharge time of 240 hours under a certain plasma condition, whereas the lower electrode peripheral member made of SiC had a degree of wear that could not be replaced in the above time. It was. Further, when the SiC lower electrode peripheral member 16 was continuously exposed to the plasma, it was confirmed that the degree of wear that needs to be replaced was found in a cumulative discharge time of 530 hours, which is about 2.2 times that of the SiN lower electrode peripheral member. As a result, when the material of the lower electrode peripheral member is made of SiC, the replacement period of the lower electrode peripheral member 16 is doubled or more, and wear of the lower electrode peripheral member is prevented.
[0028]
Reference Example 2 of the present invention will be described with reference to FIGS. FIGS. 3A to 3C are explanatory views showing a semiconductor substrate processing method according to the second embodiment of the present invention, in which the lower electrode peripheral member 17 is rotated to change the relative positional relationship with the wafer 12. It shows the change over time in the degree of wear. Similar to the first embodiment, the entire configuration excluding the lower electrode peripheral member 17 is the same as that of FIG.
[0029]
When plasma processing is performed on the semiconductor substrate 12 by generating plasma with the electrodes using this plasma processing apparatus, the electrode peripheral member 17 is rotated along the semiconductor substrate 12 and formed on the semiconductor substrate 12 as shown in FIG. The semiconductor substrate 12 is subjected to plasma processing by changing the position of the electrode peripheral member 17 corresponding to the notch or orientation flat. 4A to 4C are explanatory views of a conventional semiconductor substrate processing method using a lower electrode peripheral member for comparison with a reference example of the present invention, in which a wafer 12 and a lower peripheral electrode member are illustrated. 11 shows the change over time in the degree of wear when exposed to plasma during processing of a semiconductor substrate while 11 is always fixed.
[0030]
When the lower electrode peripheral member is not rotated, as shown in FIGS. 4A to 4C, the local consumable portions 3 facing the notch portion 1 or the orientation flat portion of the lower electrode peripheral member 11 are 4 and 5. It changes, and consumption is intense. On the other hand, by rotating the lower electrode peripheral member, as shown in FIGS. 3A to 3C, the consumable portions 6 of the lower electrode peripheral member 17 are 7, 8 and the consumable area becomes large, but uniform. It was confirmed that it was exhausted. When the consumption is locally increased, a process problem occurs in the semiconductor substrate processing. Plasma abnormality is one of them. However, it was confirmed that the lower electrode peripheral member was rotated every time a predetermined number of plasma treatments were performed, so that the consumption of the member was made uniform. As a result, the process can be stabilized and a stable semiconductor integrated circuit device can be manufactured. Further, in the method of the reference example of the present invention, the lower electrode peripheral member is uniformly consumed, and there is no portion where the local electrode is greatly consumed as shown in FIG. 4, so the life of the lower electrode peripheral member can be extended. According to the experiment, the life could be extended 8 times.
[0031]
The electrode peripheral member 17 may be rotated after the semiconductor substrate 12 is subjected to plasma processing and before the next semiconductor substrate 12 is processed.
[0032]
【The invention's effect】
According to the plasma processing apparatus of the first aspect of the present invention, the electrode peripheral member includes the first portion adjacent to the notch or orientation flat formed on the substrate and the inner peripheral portion of the electrode peripheral member, and the notch or orientation Since the first portion is separable from the second portion , the electrode peripheral member corresponding to the electrode peripheral member is consumed even if the electrode peripheral member is consumed from the position of the notch or the orientation flat by plasma. By exchanging only the separable first portion, it is not necessary to replace the entire electrode peripheral member. As a result, the cost for managing and maintaining the semiconductor manufacturing apparatus can be reduced.
[0033]
According to the plasma processing apparatus of the second aspect of the present invention, since the electrode peripheral member is formed of silicon carbide, it is possible to reduce the cost for preventing the electrode peripheral member from being consumed by plasma and maintaining the management of the semiconductor manufacturing apparatus. be able to.
[0035]
According to the plasma processing method of claim 3 of the present invention, when performing dry etching of the substrate using the plasma processing apparatus according to claim 1 or 2, the substrate peripheral member is separated after dry etching the predetermined number of substrates. Since only the first possible portion is replaced and dry etching of the next substrate is continued, every time the electrode peripheral member is locally consumed by dry etching a predetermined number of substrates, only that portion is replaced, Other portions of the peripheral member can be used as they are. For this reason, the life until the entire electrode peripheral member is replaced becomes longer, and the cost is reduced.
[Brief description of the drawings]
FIG. 1 is a schematic plan view showing a lower electrode peripheral member according to a first embodiment of the present invention.
FIG. 2 is a schematic plan view showing a lower electrode peripheral member according to a second embodiment of the present invention.
FIG. 3 is an explanatory view showing a semiconductor substrate processing method according to a third embodiment of the present invention.
FIG. 4 is an explanatory view of a conventional semiconductor substrate processing method using a lower electrode peripheral member.
FIG. 5 is a schematic view showing the structure of a plasma reaction chamber.
FIG. 6 is a plan view showing a conventional lower electrode peripheral member.
[Explanation of symbols]
DESCRIPTION OF SYMBOLS 1 Notch part 2 Separable part 3 Consumable part 4 Consumable part 5 Consumable part 6 Consumable part 7 Consumable part 8 Consumable part 9 Reaction chamber 10 Plasma 11 Lower electrode peripheral member 12 Semiconductor substrate 13 Lower electrode 14 Local consumable part 15 Lower electrode periphery Member 16 Lower electrode peripheral member 17 Lower electrode peripheral member

Claims (3)

反応室中に設置され基板を載置可能な平面を有する電極と、前記電極を囲んで取り付けられた電極周辺部材とを備え、前記電極によりプラズマを発生させて前記基板を処理するプラズマ処理装置であって、前記電極周辺部材は、前記基板に形成されたノッチあるいはオリエンテーションフラットに隣接する第1部分と、前記電極周辺部材の内周部を含み、前記ノッチあるいはオリエンテーションフラットに隣接しない第2部分とからなり、前記第1部分は前記第2部分から分離可能であることを特徴とするプラズマ処理装置。A plasma processing apparatus comprising: an electrode having a flat surface that can be placed in a reaction chamber and on which a substrate can be placed; and an electrode peripheral member that is attached so as to surround the electrode, and generates plasma by the electrode to process the substrate. The electrode peripheral member includes a first portion adjacent to the notch or orientation flat formed in the substrate, and an inner peripheral portion of the electrode peripheral member, and a second portion not adjacent to the notch or orientation flat; The plasma processing apparatus is characterized in that the first part is separable from the second part. 前記電極周辺部材がシリコンカーバイドで形成されていることを特徴とする請求項1に記載のプラズマ処理装置。  The plasma processing apparatus according to claim 1, wherein the electrode peripheral member is formed of silicon carbide. 請求項1または2記載のプラズマ処理装置を用いて基板のドライエッチングを行う際、基板を所定枚数ドライエッチングした後、電極周辺部材の分離可能な第1部分のみを交換し、次の基板のドライエッチングを続行することを特徴とするプラズマ処理方法。When performing dry etching of the substrate by using the plasma processing apparatus according to claim 1 or 2, wherein, after the predetermined number of dry etching the substrate, to exchange only the first part separable around the electrode member, the next substrate dry Etching is continued, The plasma processing method characterized by the above-mentioned.
JP2001390848A 2001-12-25 2001-12-25 Plasma processing apparatus and plasma processing method Expired - Fee Related JP3896280B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2001390848A JP3896280B2 (en) 2001-12-25 2001-12-25 Plasma processing apparatus and plasma processing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001390848A JP3896280B2 (en) 2001-12-25 2001-12-25 Plasma processing apparatus and plasma processing method

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2006164197A Division JP2006245617A (en) 2006-06-14 2006-06-14 Plasma treatment device and method

Publications (2)

Publication Number Publication Date
JP2003197604A JP2003197604A (en) 2003-07-11
JP3896280B2 true JP3896280B2 (en) 2007-03-22

Family

ID=27598609

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001390848A Expired - Fee Related JP3896280B2 (en) 2001-12-25 2001-12-25 Plasma processing apparatus and plasma processing method

Country Status (1)

Country Link
JP (1) JP3896280B2 (en)

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6247130A (en) * 1985-08-27 1987-02-28 Kokusai Electric Co Ltd Reactive ion etching device
JPH01175735A (en) * 1987-12-29 1989-07-12 Canon Inc Reflective mask and its manufacture
JPS6474724A (en) * 1987-09-17 1989-03-20 Matsushita Electric Ind Co Ltd Dry etching
JP3028860B2 (en) * 1991-04-25 2000-04-04 ソニー株式会社 Dry etching method
JPH08107139A (en) * 1994-10-05 1996-04-23 Hitachi Ltd Insulating ring member and semiconductor manufacturing device provided therewith
JP2713276B2 (en) * 1995-12-07 1998-02-16 日本電気株式会社 Semiconductor device manufacturing apparatus and semiconductor device manufacturing method using the same
US5904778A (en) * 1996-07-26 1999-05-18 Applied Materials, Inc. Silicon carbide composite article particularly useful for plasma reactors
WO1998053484A1 (en) * 1997-05-20 1998-11-26 Tokyo Electron Limited Processing apparatus
JPH1161451A (en) * 1997-08-25 1999-03-05 Hitachi Chem Co Ltd Focus ring of plasma etching equipment and plasma etching equipment
JP3919409B2 (en) * 1998-11-30 2007-05-23 川崎マイクロエレクトロニクス株式会社 Focus ring of plasma processing apparatus and semiconductor manufacturing apparatus

Also Published As

Publication number Publication date
JP2003197604A (en) 2003-07-11

Similar Documents

Publication Publication Date Title
KR200476554Y1 (en) Hot edge ring with sloped upper surface
KR101075046B1 (en) Multi-part electrode for a semiconductor processing plasma reactor and method of replacing a portion of a multi-part electrode
JP5156025B2 (en) Showerhead electrode assembly with gas flow modification for extended electrode life
KR100900585B1 (en) Focus ring and plasma processing apparatus
KR100315088B1 (en) Apparatus for processing semiconductor wafer having focus ring
JP6628284B2 (en) Method and apparatus for regenerating semiconductor manufacturing parts
JP3102460U (en) Guard for electrostatic chuck
US10497597B2 (en) Electrostatic chuck assembly and substrate processing apparatus including the same
JP2008511175A (en) Yttria insulator ring for use inside a plasma chamber
TWI478231B (en) Plasma etching method, plasma etching device, control program and computer memory media
KR101249247B1 (en) Plasma etching chamber
KR20030025007A (en) dry eatcher with shield ring
JP2000228398A (en) Processor, method of preventing peeling of adhesive using the same processor and manufacture of semiconductor device, structural elements of the same device and focusing ring
JP4439853B2 (en) Plasma processing apparatus, focus ring, and plasma processing method
JP3957719B2 (en) Plasma processing apparatus and plasma processing method
JP3896280B2 (en) Plasma processing apparatus and plasma processing method
JP2006245617A (en) Plasma treatment device and method
JP2004200353A (en) Processing method and processing apparatus
JPH1092796A (en) Plasma treatment device
JP2004289003A (en) Quartz ring, plasma processor and method for manufacturing semiconductor device
JPH11219935A (en) Electrode for plasma processor and the plasma processor
JP2010123812A (en) Plasma processing device and plasma processing method
KR100459646B1 (en) Separable shield ring
KR200279498Y1 (en) Shower head of apparatus for manufacturing semiconductor device
JP2004047500A (en) Plasma processing apparatus and method of initializing the same

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20041224

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20060420

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20060425

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060614

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20061010

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20061120

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20061212

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20061218

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091222

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101222

Year of fee payment: 4

LAPS Cancellation because of no payment of annual fees