JP3331973B2 - Power factor improvement circuit - Google Patents
Power factor improvement circuitInfo
- Publication number
- JP3331973B2 JP3331973B2 JP20421198A JP20421198A JP3331973B2 JP 3331973 B2 JP3331973 B2 JP 3331973B2 JP 20421198 A JP20421198 A JP 20421198A JP 20421198 A JP20421198 A JP 20421198A JP 3331973 B2 JP3331973 B2 JP 3331973B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- voltage
- input
- rectifier
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E40/00—Technologies for an efficient electrical power generation, transmission or distribution
- Y02E40/30—Reactive power compensation
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P80/00—Climate change mitigation technologies for sector-wide applications
- Y02P80/10—Efficient use of energy, e.g. using compressed air or pressurized fluid as energy carrier
Landscapes
- Rectifiers (AREA)
- Dc-Dc Converters (AREA)
- Supply And Distribution Of Alternating Current (AREA)
Description
［産業上の利用分野］この発明は、交流電力を直流電力
に変換する整流回路の力率を改善し、高調波障害の発生
を低減する事を目的とした、力率改善回路に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a power factor improving circuit for improving a power factor of a rectifier circuit for converting AC power into DC power and reducing occurrence of harmonic interference.
【０００１】［従来の技術］従来の、整流回路技術で
は、整流器は、交流入力電力のピーク電圧近辺でのみ導
通していた。2. Description of the Related Art In the conventional rectifier circuit technology, a rectifier conducts only near a peak voltage of AC input power.
【０００２】［解決すべき課題］前述した、従来の技術
では、整流器の導通角が狭く、低力率となり、高調波障
害発生の原因となっていた。[Problems to be Solved] In the above-mentioned prior art, the conduction angle of the rectifier is narrow, the power factor is low, and this causes the occurrence of harmonic interference.
【０００３】［問題を解決する為の手段］この発明で
は、前述した従来の技術の問題点を解決する為に、交流
入力整流回路、電圧変成器又は塞流線輪、スイッチング
素子及び制御回路等を主構成要素とするスイッチング方
式の電力制御装置において、前記電圧変成器、又は塞流
線輪に追加の巻き線を設け、装置のスイッチング動作に
際して、前記追加巻き線に発生する１つの極性のパルス
によつて、交流入力に一方の電極が接続されたコンデン
サーを充電し、追加巻き線に引き続いて発生する逆極性
のパルスによって、交流入力電圧、前記コンデンサーの
充電電圧及び追加巻き線に発生した逆極性の電圧を重畳
して、入力整流回路の出力回路へ放電させた。また、電
力制御装置に接続される電子機器の所要電力が減少し、
力率改善回路から供給される電力よりも少なくなった場
合に発生する恐れがある、過電圧を防止する為、交流入
力整流回路の直流出力電圧と力率改善回路の直流出力電
圧の差、またはその最高値を検出し、それらを一定値内
に保持する保護回路を設けた。According to the present invention, an AC input rectifier circuit, a voltage transformer or a blockage loop, a switching element, a control circuit, and the like are provided in order to solve the above-mentioned problems of the prior art. In a switching type power control device having a main component, an additional winding is provided on the voltage transformer or the blockage loop, and a pulse of one polarity generated in the additional winding upon switching operation of the device. Thus, the capacitor having one electrode connected to the AC input is charged, and the pulse of the opposite polarity that follows the additional winding causes the AC input voltage, the charging voltage of the capacitor, and the reverse voltage generated in the additional winding. The polarity voltage was superimposed and discharged to the output circuit of the input rectifier circuit. In addition, the required power of electronic devices connected to the power control device is reduced,
This may occur if the power supplied from the power factor correction circuit is less than the power supplied.The difference between the DC output voltage of the AC input rectifier circuit and the DC output voltage of the power factor correction circuit, or the A protection circuit is provided to detect the highest values and keep them within a certain value.
【０００４】［作用］前記追加巻き線の巻き線数を適当
に選ぶと、交流入力電圧が充分に低い時点から、交流入
力、コンデンサー及び追加巻き線を通して、電力が整流
回路の出力直流回路に供給され、整流回路の力率が改善
され、高調波の発生が低減し、障害の発生が低減される
事になる。[Action] If the number of turns of the additional winding is appropriately selected, power is supplied to the output DC circuit of the rectifier circuit from the point when the AC input voltage is sufficiently low through the AC input, the capacitor and the additional winding. As a result, the power factor of the rectifier circuit is improved, the generation of harmonics is reduced, and the occurrence of faults is reduced.
【０００５】［実施例］次に、この発明の一実施例を図
面を参照して説明する。Next, an embodiment of the present invention will be described with reference to the drawings.
【図１】は、この発明による力率改善回路を含む電力制
御装置のブロック回路図である。図において、符号１，
１’は入力端子を示し、ここから、交流電力が供給され
る。符号２は整流ブリッジを示しているが、この整流ブ
リッジ２は、符号３のコンデンサーと共に入力整流回路
を構成する。符号４及び４’の整流器は、交流入力電力
を正方向のみの脈流に変える。符号９は、電圧変成器を
示す。電圧変成器９には、一次巻き線１０、二次巻き線
１２及び追加巻き線１１が設けられている。一次巻き線
１０の一方は整流回路の直流出力のプラス側配線に接続
され、他端はスイッチング素子１３に接続される。スイ
ッチング素子１３のゲート電極は制御回路８に接続さ
れ、駆動される。制御回路８によって駆動されたスイッ
チング素子１３がＯＮ，ＯＦＦ動作を行う事により、電
圧変成器９の一次巻き線１０を流れる電流が断続し、電
磁誘導により、二次巻き線１２に電力が伝わり、出力端
子１４，１４’へ供給され、外部の電子機器へ送られ
る。FIG. 1 is a block circuit diagram of a power control device including a power factor correction circuit according to the present invention. In FIG.
1 'indicates an input terminal from which AC power is supplied. Reference numeral 2 denotes a rectifying bridge, and this rectifying bridge 2 constitutes an input rectifying circuit together with a capacitor of reference numeral 3. The rectifiers labeled 4 and 4 'convert the AC input power into a positive only pulsating flow. Reference numeral 9 indicates a voltage transformer. The voltage transformer 9 is provided with a primary winding 10, a secondary winding 12, and an additional winding 11. One of the primary windings 10 is connected to the DC output positive wiring of the rectifier circuit, and the other end is connected to the switching element 13. The gate electrode of the switching element 13 is connected to the control circuit 8 and is driven. When the switching element 13 driven by the control circuit 8 performs the ON / OFF operation, the current flowing through the primary winding 10 of the voltage transformer 9 is intermittent, and power is transmitted to the secondary winding 12 by electromagnetic induction. The signals are supplied to the output terminals 14 and 14 'and sent to an external electronic device.
【０００６】前述した、スイッチング素子１３のＯＮ，
ＯＦＦ動作により、追加巻き線１１にも同様に高い周波
数のパルス電力が発生する。最初、追加巻き線１１に、
図の上側の端子がプラスで下側の端子がマイナス極性の
パルス電力が発生したとする。この電力は整流器７を通
り、コンデンサー５に加えられ、充電される。引き続く
スイッチング素子１３の動作により、追加巻き線１１に
は、逆極性のパルス電力が発生する。この電力は整流器
７に阻まれてコンデンサー５に伝えられる事はない。従
って、この逆極性のパルス電力は整流器６を経て整流回
路のプラス配線側に導かれる事になる。この場合、電流
は、入力端子１又は１’から、整流器４又は４’を経
て、コンデンサー５、追加巻き線１１、整流器６を経由
してコンデンサー３を充電し、入力端子１’又は１へ流
れる。その時、スイッチング素子１３がＯＮ状態にあれ
ば、一部の電流が一次巻き線１０及びスイッチング素子
１３を経由して入力端子１’又は１へ流れる。この場
合、これらの電流を供給する、電圧源は、交流入力電
圧、コンデンサー５の充電電圧及び追加巻き線１１に発
生した逆極性のパルス電圧の３つが重畳したものであ
る。従って、交流入力電圧が、充分低い場合でも、前述
した、３つの電圧の和がコンデンサー３の充電電圧より
高ければ、入力端子間に電流が流れる事になる。その結
果、整流回路の導通角が広がり、力率が向上し、高調波
の発生を低減する事になる。この場合、電流が流れ始め
る電圧は、追加巻き線１１の巻き線数により決まり、流
れる電流は、コンデンサー５の静電容量によって左右さ
れる。従って、これらを適当に整合すれば、力率、高調
波発生率を適当に制御する事が可能となる。スイッチン
グ素子１３の動作状況によっても、流れる電流が変わる
ので、電力制御装置の動作に比例して、力率改善回路の
動作も制御される事になる。なお、符号１５のコンデン
サーは、スイッチング動作によるノイズが外部に漏れる
事を防止する機能を果たしている。また、コンデンサー
５’、５”等を追加しても同様に機能し、流れる電流の
値は、これらのコンデンサーの静電容量の和に比例す
る。As described above, when the switching element 13 is turned on,
By the OFF operation, similarly high-frequency pulse power is generated in the additional winding 11. First, the additional winding 11
Assume that pulse power is generated in which the upper terminal in the figure is positive and the lower terminal is negative polarity. This power passes through the rectifier 7 and is applied to the capacitor 5 and charged. By the subsequent operation of the switching element 13, pulse power of the opposite polarity is generated in the additional winding 11. This power is not blocked by the rectifier 7 and transmitted to the capacitor 5. Therefore, the pulse power of the opposite polarity is guided to the positive wiring side of the rectifier circuit via the rectifier 6. In this case, the current flows from the input terminal 1 or 1 'to the input terminal 1' or 1 through the rectifier 4 or 4 ', via the capacitor 5, the additional winding 11, and the rectifier 6 to charge the capacitor 3. . At that time, if the switching element 13 is in the ON state, a part of the current flows to the input terminal 1 ′ or 1 via the primary winding 10 and the switching element 13. In this case, the voltage source that supplies these currents is a voltage source in which three of the AC input voltage, the charging voltage of the capacitor 5 and the pulse voltage of the opposite polarity generated in the additional winding 11 are superimposed. Therefore, even if the AC input voltage is sufficiently low, if the sum of the three voltages is higher than the charging voltage of the capacitor 3, a current flows between the input terminals. As a result, the conduction angle of the rectifier circuit is increased, the power factor is improved, and the generation of harmonics is reduced. In this case, the voltage at which the current starts to flow is determined by the number of windings of the additional winding 11, and the flowing current depends on the capacitance of the capacitor 5. Therefore, if these are properly matched, the power factor and the harmonic generation rate can be appropriately controlled. Since the flowing current changes depending on the operation state of the switching element 13, the operation of the power factor correction circuit is also controlled in proportion to the operation of the power control device. The capacitor denoted by reference numeral 15 has a function of preventing noise due to the switching operation from leaking to the outside. The same function is obtained even when the capacitors 5 'and 5 "are added, and the value of the flowing current is proportional to the sum of the capacitances of these capacitors.
【０００７】［図２］は、過電圧防止保護回路を示して
いる。電力制御装置の負荷が軽くなり、全所要電力が、
力率改善回路から供給する電力より少なくなると、整流
回路の直流出力回路の電圧が上昇する。この現象は、装
置の安全上好ましく無い場合がある。［図２］の回路で
は、力率改善回路からの供給電力により、整流回路の直
流出力回路の電圧が上昇すると、整流器２０の電極間の
電圧が上昇する。この電圧が定電圧整流器２１の設定電
圧値を越えると、トランジスタ２２のベース電極に電流
が流れ、トランジスタ２２はＯＮ状態に移行する。従っ
て、トランジスタ２４のベース電極が短絡され、トラン
ジスタ２４はＯＦＦ状態へ移行し、整流器６からの電流
の供給を遮断し、力率改善回路の動作を停止させる。こ
の場合、定電圧整流器２２を省略すれば、より低い電圧
で保護回路を動作させる事が可能になる。FIG. 2 shows an overvoltage protection circuit. The load on the power control device is reduced, and the total required power is
If the power supplied from the power factor correction circuit becomes smaller, the voltage of the DC output circuit of the rectifier circuit increases. This phenomenon may not be desirable in terms of the safety of the device. In the circuit shown in FIG. 2, when the voltage of the DC output circuit of the rectifier circuit increases due to the power supplied from the power factor correction circuit, the voltage between the electrodes of the rectifier 20 increases. When this voltage exceeds the set voltage value of the constant voltage rectifier 21, a current flows to the base electrode of the transistor 22, and the transistor 22 shifts to the ON state. Therefore, the base electrode of the transistor 24 is short-circuited, the transistor 24 shifts to the OFF state, the supply of current from the rectifier 6 is cut off, and the operation of the power factor correction circuit is stopped. In this case, if the constant voltage rectifier 22 is omitted, the protection circuit can be operated at a lower voltage.
【０００８】［図３］は、直流出力電圧の最高値を制限
する保護回路の実施例である。図において、符号３７は
直流出力電圧の最高値を検出する、定電圧整流器であ
る。直流出力電圧が、定電圧整流器３７の設定電圧値を
越えると、トランジスタ３６のベース電極に電流が流
れ、コレクター電極にも抵抗器３５を通して電流が流れ
る事になる。その結果トランジスタ３１のベース電極に
電流が流れ、トランジスタ３１はＯＮ状態へ移行する。
トランジスタ３１がＯＮ状態に移行すると、トランジス
タ３０のベース電極が短絡され、トランジスタ３０はＯ
ＦＦし、コンデンサー５は回路から分離され、力率改善
回路は、その動作を停止する。コンデンサー５に並列
に、小容量のコンデンサー２８を接続すれば、保護回路
が動作した後も、過電圧を生じない程度の電流を供給す
る事が可能である。FIG. 3 shows an embodiment of a protection circuit for limiting the maximum value of the DC output voltage. In the figure, reference numeral 37 denotes a constant voltage rectifier for detecting the maximum value of the DC output voltage. When the DC output voltage exceeds the set voltage value of the constant voltage rectifier 37, current flows to the base electrode of the transistor 36, and current also flows to the collector electrode through the resistor 35. As a result, a current flows through the base electrode of the transistor 31, and the transistor 31 shifts to the ON state.
When the transistor 31 shifts to the ON state, the base electrode of the transistor 30 is short-circuited, and the transistor 30
FF, the capacitor 5 is separated from the circuit, and the power factor correction circuit stops its operation. If a small-capacity capacitor 28 is connected in parallel with the capacitor 5, it is possible to supply a current that does not cause an overvoltage even after the protection circuit operates.
【０００９】［効果］以上、詳述した様に、この発明に
よれば、比較的簡単な回路構成で、容易に回路の力率を
高め、高調波の発生を低減する事が可能となる。又、こ
の回路の追加による電力の損失も、他の方式に比較し軽
微である。[Effects] As described in detail above, according to the present invention, it is possible to easily increase the power factor of the circuit and reduce the generation of harmonics with a relatively simple circuit configuration. Also, the power loss due to the addition of this circuit is small compared to other systems.
【００１０】[0010]
［図１］は、この発明による、力率改善回路を含む電力
制御装置の一実施例を示すブロック回路図である。［図
２］は、交流入力整流回路の直流出力電圧と、力率改善
回路の直流出力電圧の差を制御する過電圧保護回路の回
路図である。［図３］は、力率改善回路の直流出力電圧
の最高値を制御する、保護回路の回路図である。FIG. 1 is a block circuit diagram showing one embodiment of a power control device including a power factor correction circuit according to the present invention. FIG. 2 is a circuit diagram of an overvoltage protection circuit that controls the difference between the DC output voltage of the AC input rectifier circuit and the DC output voltage of the power factor correction circuit. FIG. 3 is a circuit diagram of a protection circuit that controls the maximum value of the DC output voltage of the power factor correction circuit.
１，１’ 入力端子 ２ 整流ブリッジ ３，５，５’，５”，１５，２５，２８，３３ コン
デンサー ４，４’６，７，２０，２６，２９，３４ 整流
器 ８ 制御回路 ９ 電圧変成器 １０，１１，１２，２７ 巻き線 １３ スイッチング素子 １４，１４’ 出力端子 ２２，２４，３０，３１，３６ トランジスタ ２３，３２，３５，３８．抵抗器 ２１，３７ 定電圧整流器1,1 'input terminal 2 rectifier bridge 3,5,5', 5 ", 15,25,28,33 capacitor 4,4'6,7,20,26,29,34 rectifier 8 control circuit 9 voltage transformer 10, 11, 12, 27 winding 13 switching element 14, 14 'output terminal 22, 24, 30, 31, 36 transistor 23, 32, 35, 38. resistor 21, 37 constant voltage rectifier
───────────────────────────────────────────────────── フロントページの続き (58)調査した分野(Int.Cl.7，ＤＢ名) H02M 7/21 H02M 7/06 H02M 7/12 H02J 3/18 H02M 3/28 ──────────────────────────────────────────────────続 き Continued on the front page (58) Field surveyed (Int.Cl. 7 , DB name) H02M 7/21 H02M 7/06 H02M 7/12 H02J 3/18 H02M 3/28
Claims (4)
線輪、スイッチング素子及び制御回路等を主構成要素と
するスイッチング方式の電力制御装置において、前記電
圧変成器又は塞流線輪に設けた追加巻き線に発生する１
つの極性のパルスによって、一方の電極が交流入力に接
続されたコンデンサーを充電し、引き続く逆極性のパル
スによって、交流入力電圧、前記コンデンサーに充電さ
れた電圧及び追加巻き線に発生した逆極性のパルス電圧
を重畳して、入力整流回路の直流出力回路に放電する事
を特徴とする、力率改善回路。1. A switching-type power control device having an AC input rectifier circuit, a voltage transformer or a blockage loop, a switching element, a control circuit, and the like as main components, provided in the voltage transformer or the blockage loop. 1 that occurs in the additional winding
One of depending on the polarity of the pulse, one electrode charges the capacitor connected to the AC input, the pulse of the subsequent opposite polarity, the AC input voltage, reverse polarity generated in voltages and additional windings charged in the capacitor A power factor correction circuit characterized in that a pulse voltage is superimposed and discharged to a DC output circuit of an input rectifier circuit.
改善回路の直流出力電圧の差、または最高電圧値を検知
し、それを一定に保つ事を特徴とする、［請求項１］に
係る力率改善回路。2. The method according to claim 1, wherein a difference between a DC output voltage of the AC input rectifier circuit and a DC output voltage of the power factor correction circuit or a maximum voltage value is detected and kept constant. Such a power factor improving circuit.
は塞流線輪（９）、スイッチング素子（１３）及び制御Is the blockage loop (9), the switching element (13) and the control
回路（８）を主構成要素とするスイッチング方式の電力Switching system power with circuit (8) as the main component
制御装置において、In the control device, 第２の交流入力整流回路（４、４’）と、前記電圧変成A second AC input rectifier circuit (4, 4 ');
器又は塞流線輪（９）に設けた追加巻き線（１１）と、An additional winding (11) provided on a vessel or an occlusion loop (9);
前記第２の交流入力整流回路（４、４’）の出力と前記The output of the second AC input rectifier circuit (4, 4 ') and the output
追加巻き線（１１）の一端との間に接続されたコンデンA capacitor connected between one end of the additional winding (11)
サー（５）と、前記第２の交流入力整流回路（４、(5) and the second AC input rectifier circuit (4,
４’）の出力と前記追加巻き線（１１）の他端との間に4 ') and the other end of the additional winding (11)
接続された第１の整流器（７）と、前記追加巻き線（１Connected first rectifier (7) and said additional winding (1).
１）の他端と前記交流入力整流回路（２）の直流出力回The other end of 1) and the DC output circuit of the AC input rectifier circuit (2).
路との間に接続された第２の整流器（６）とを備え、A second rectifier (6) connected between the rectifier and the road. 前記スイッチング素子（１３）のスイッチングによってBy the switching of the switching element (13)
前記電圧変成器又は塞流線輪（９）に設けた追加巻き線Additional windings provided on the voltage transformer or the blockage loop (9)
（１１）に発生する１つの極性のパルスによって、By one polarity pulse generated in (11), 前記第１の整流器（７）と前記追加巻き線（１１）と前The first rectifier (7) and the additional winding (11) and the front
記コンデンサー（５）からなるループで前記コンデンサSaid capacitor in a loop consisting of said capacitor (5)
ー（５）を充電し、引き続く逆極性のパルスによって、-(5) is charged, and the pulse of the opposite polarity follows,
前記第２の交流入力整流回路（４、４’）から出力されOutput from the second AC input rectifier circuit (4, 4 ').
る交流入力電圧、前記コンデンサー（５）に充電されたAC input voltage charged to the capacitor (5)
電圧及び前記追加巻き線（１１）に発生した逆極性のパVoltage and the reverse polarity of the voltage generated in the additional winding (11).
ルス電圧を重畳して、前記第２の整流器（６）を介してSuperimposed on the second rectifier (6)
前記交流入The AC input 力整流回路（２）の直流出力回路に放電するDischarge to the DC output circuit of the power rectifier circuit (2)
事を特徴とする、力率改善回路。Power factor correction circuit characterized by the following.
電圧と前記第２の整流器（６）を介して供給される力率Voltage and power factor supplied via the second rectifier (6)
改善回路の直流出力電圧の差、または最高電圧値を検知Detects the difference of the DC output voltage of the improvement circuit or the maximum voltage value
し、それを一定に保つ事を特徴とする、［請求項３］にAnd maintaining it constant. [Claim 3]
係る力率改善回路。Such a power factor improving circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP20421198A JP3331973B2 (en) | 1998-06-15 | 1998-06-15 | Power factor improvement circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP20421198A JP3331973B2 (en) | 1998-06-15 | 1998-06-15 | Power factor improvement circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2000004588A JP2000004588A (en) | 2000-01-07 |
| JP3331973B2 true JP3331973B2 (en) | 2002-10-07 |
Family
ID=16486685
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP20421198A Expired - Lifetime JP3331973B2 (en) | 1998-06-15 | 1998-06-15 | Power factor improvement circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3331973B2 (en) |
-
1998
- 1998-06-15 JP JP20421198A patent/JP3331973B2/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JP2000004588A (en) | 2000-01-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW474059B (en) | A power factor correction circuit | |
| JP3459142B2 (en) | Drive pulse output limiting circuit | |
| US6493245B1 (en) | Inrush current control for AC to DC converters | |
| US20060274468A1 (en) | Active inrush current control using a relay for AC to DC converters | |
| JP3263225B2 (en) | Power harmonic current suppression means | |
| US20040156217A1 (en) | Single conversion power converter with hold-up time | |
| JPH0313827B2 (en) | ||
| US6867634B2 (en) | Method for detecting the null current condition in a PWM driven inductor and a relative driving circuit | |
| KR100881253B1 (en) | Power source apparatus | |
| EP0725475B1 (en) | DC converter with improved power factor | |
| WO1998053549A1 (en) | Single-phase rectifier | |
| JPH11150952A (en) | Switching dc power supply equipment | |
| KR940003774B1 (en) | Power supply circuit | |
| JP3331973B2 (en) | Power factor improvement circuit | |
| JPH06217535A (en) | Blocking oscillation type switching regulator | |
| JP3740926B2 (en) | Power supply | |
| JPH1132480A (en) | Switching type dc power supply device | |
| JPS61244271A (en) | Switching regulator | |
| JP2002125367A (en) | Power supply | |
| JP2000236666A (en) | Power supply | |
| JP3587907B2 (en) | DC power supply | |
| JP3590152B2 (en) | DC power supply | |
| JPH10309078A (en) | Switching dc power unit | |
| JPH0681500B2 (en) | Switching circuit | |
| JPH01110060A (en) | Power supply equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080726 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090726 Year of fee payment: 7 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090726 Year of fee payment: 7 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100726 Year of fee payment: 8 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100726 Year of fee payment: 8 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110726 Year of fee payment: 9 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110726 Year of fee payment: 9 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120726 Year of fee payment: 10 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130726 Year of fee payment: 11 |
|
| EXPY | Cancellation because of completion of term |