JP2697332B2 - Operation setting information reliability improvement device - Google Patents
Operation setting information reliability improvement deviceInfo
- Publication number
- JP2697332B2 JP2697332B2 JP3045935A JP4593591A JP2697332B2 JP 2697332 B2 JP2697332 B2 JP 2697332B2 JP 3045935 A JP3045935 A JP 3045935A JP 4593591 A JP4593591 A JP 4593591A JP 2697332 B2 JP2697332 B2 JP 2697332B2
- Authority
- JP
- Japan
- Prior art keywords
- setting information
- operation setting
- central processing
- processing unit
- verification
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
Description
【０００１】[0001]
【産業上の利用分野】本発明は、複数の機能ユニットを
含む情報処理装置の動作設定情報信頼性向上装置に利用
する。特に、複数の機能ユニットの動作設定情報の信頼
生を向上する動作設定情報信頼性向上装置に関するもの
である。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention is applied to an operation setting information reliability improving apparatus for an information processing apparatus including a plurality of functional units. In particular, the present invention relates to an operation setting information reliability improving device for improving reliability of operation setting information of a plurality of functional units.
【０００２】[0002]
【従来の技術】図３は従来例の動作設定情報信頼性向上
装置のブロック構成図である。従来、動作設定情報信頼
性向上装置は、図３に示すように中央処理装置10Ａで各
機能ユニット201 〜20n の記憶手段11に動作設定情報を
書込んだ後に、定期的に記憶手段211 〜21n の内容と中
央処理装置10Ａの記憶手段11の内容とをそれぞれ比較し
て一致を確認し、一致しない場合には、記憶手段11の内
容を記憶手段21に書込んでいた。2. Description of the Related Art FIG. 3 is a block diagram of a conventional operation setting information reliability improving device. Conventionally, the operation setting information reliability device, after writing the operation setting information in the storage unit 11 of the functional unit 20 1 to 20 n by the central processing unit 10A as shown in FIG. 3, periodically storing means 21 The contents of 1 to 21 n are compared with the contents of the storage means 11 of the central processing unit 10A to confirm a match. If they do not match, the contents of the storage means 11 are written in the storage means 21.
【０００３】[0003]
【発明が解決しようとする課題】しかし、このような従
来例の動作設定情報信頼性向上装置では、常に各機能ユ
ニットに格納された動作設定情報と中央処理装置の記憶
内容との一致を確認し、不一致の場合には中央処理装置
側の記憶内容を正しいとして再度書込んでいたために、
中央処理装置側の記憶内容がなんらかの外乱により破壊
された場合に、各機能ユニットの内容が破壊される欠点
があった。However, in such a conventional apparatus for improving the reliability of operation setting information, the operation setting information stored in each functional unit is always checked for coincidence with the contents stored in the central processing unit. In the case of a mismatch, the storage contents on the central processing unit side were rewritten as correct and
When the contents stored in the central processing unit are destroyed by some disturbance, the contents of each functional unit are destroyed.
【０００４】本発明は上記の欠点を解決するもので、中
央処理装置側の記憶媒体の内容が破壊された場合でも、
その異常を検出することができ、かつ機能ユニット側の
記憶媒体に影響をおよぼすことがない動作設定情報信頼
性向上装置を提供することを目的とする。[0004] The present invention solves the above-mentioned drawbacks, and even if the contents of the storage medium on the central processing unit side are destroyed,
An object of the present invention is to provide an operation setting information reliability improving device which can detect the abnormality and does not affect the storage medium on the functional unit side.
【０００５】[0005]
【課題を解決するための手段】本発明は、中央処理装置
と、この中央処理装置に制御される複数の機能ユニット
とを備え、上記各機能ユニットは上記中央処理装置から
書込まれたそれぞれの動作設定情報を格納する第一の記
憶手段を含み、上記中央処理装置は、上記各機能ユニッ
トの動作設定情報を格納する第二の記憶手段と、所定の
周期でこの第二の記憶手段の内容と上記第一の記憶手段
の内容とを比較し、その不一致結果に基づきこの第二の
記憶手段の内容を上記第一の記憶手段に書込む比較手段
とを含む動作設定情報信頼性向上装置において、上記中
央処理装置は、上記第二の記憶手段の内容のチェックサ
ムの計算および検証を行うチェックサム計算検証手段
と、このチェックサム計算検証手段の異常検証結果に基
づき書込禁止信号を上記比較手段に与えてその書込みを
禁止する書込禁止手段とを含むことを特徴とする。ま
た、本発明は、上記第二の記憶手段は不揮発性の読出し
書込み可能なメモリであるあることができる。SUMMARY OF THE INVENTION The present invention comprises a central processing unit and a plurality of functional units controlled by the central processing unit, each of the functional units being written by the central processing unit. A first storage unit for storing operation setting information, wherein the central processing unit includes a second storage unit for storing operation setting information of each of the functional units, and a content of the second storage unit at a predetermined cycle. And comparing the contents of the first storage means with the contents of the first storage means, and writing the contents of the second storage means to the first storage means based on the result of the disagreement. The central processing unit calculates a checksum of the contents of the second storage means and verifies the checksum, and outputs a write inhibit signal based on an abnormality verification result of the checksum calculation verification means. Giving the serial comparison means, characterized in that it comprises a write prohibiting means for prohibiting the write. In the present invention, the second storage means may be a nonvolatile readable and writable memory.
【０００６】さらに、本発明は、上記チェックサム計算
検証手段は上記比較手段の不一致結果に基づきチェック
サム計算および検証を行う手段を含む。Further, according to the present invention, the checksum calculation verifying means includes means for performing checksum calculation and verification based on the result of the disagreement of the comparing means.
【０００７】また、本発明は、上記比較手段は上記チェ
ックサム計算検証手段の異常検証結果を表示する手段を
含むことができる。Further, in the present invention, the comparing means may include means for displaying an abnormality verification result of the checksum calculation verifying means.
【０００８】[0008]
【作用】中央処理装置は、チェックサム計算検証手段で
第二の記憶手段の内容のチェックサムの計算および検証
を行い、書込禁止手段でこのチェックサム計算検証手段
の異常検証結果に基づき書込禁止信号を比較手段に与え
てその書込みを禁止する。The central processing unit calculates and verifies the checksum of the contents of the second storage means by the checksum calculation verification means, and writes by the write prohibition means based on the abnormal verification result of the checksum calculation verification means. An inhibit signal is given to the comparison means to inhibit the writing.
【０００９】また、第二の記憶手段は不揮発性の読出し
書込み可能なメモリであることができる。Further, the second storage means may be a nonvolatile readable and writable memory.
【００１０】さらに、チェックサム計算検証手段は比較
手段の不一致結果に基づきチェックサム計算および検証
を行うことができる。Further, the checksum calculation verifying means can perform checksum calculation and verification based on the mismatch result of the comparing means.
【００１１】また、比較手段はチェックサム計算検証手
段の異常検証結果を表示することができる。The comparing means can display the result of the abnormality verification by the checksum calculation verifying means.
【００１２】以上により中央処理装置側の記憶媒体の内
容が破壊された場合でも、その異常を検出することがで
き、かつ機能ユニット側の記憶媒体に影響をおよぼすこ
とがないようにできる。As described above, even if the contents of the storage medium on the central processing unit side are destroyed, the abnormality can be detected and the storage medium on the functional unit side is not affected.
【００１３】[0013]
【実施例】本発明の実施例について図面を参照して説明
する。図１は本発明一実施例動作設定情報信頼性向上装
置のブロック構成図である。Embodiments of the present invention will be described with reference to the drawings. FIG. 1 is a block diagram of an operation setting information reliability improving device according to an embodiment of the present invention.
【００１４】図１において、動作設定情報信頼性向上装
置は、中央処理装置10と、中央処理装置10に制御される
複数の機能ユニット201 〜20n とを備え、各機能ユニッ
ト201 〜20n は中央処理装置10から書込まれたそれぞれ
の動作設定情報を格納する第一の記憶手段として記憶手
段211 〜21n を含み、中央処理装置10は、各機能ユニッ
ト201 〜20n の動作設定情報を格納する第二の記憶手段
として記憶手段11と、所定の周期で記憶手段11の内容と
記憶手段211 〜21n の内容とを比較し、その不一致結果
に基づき記憶手段11の内容を記憶手段211 〜21N に書込
む比較手段12とを含む動作設定情報信頼性向上装置にお
いて、中央処理装置10は、記憶手段11の内容のチェック
サムの計算および検証を行うチェックサム計算検証手段
13と、チェックサム計算検証手段13の異常検証結果に基
づき書込禁止信号を比較手段に与えてその書込みを禁止
する書込禁止手段として異常表示手段14とを含むことに
ある。[0014] In FIG. 1, the operation setting information reliability devices, a central processing unit 10, and a plurality of functional units 20 1 to 20 n are controlled to the central processing unit 10, each functional unit 20 1 to 20 n includes storing means 21 1 through 21 n as a first storage means for storing a respective operation setting information written from the central processing unit 10, the central processing unit 10, each functional unit 20 1 to 20 n The storage means 11 as a second storage means for storing the operation setting information, the contents of the storage means 11 are compared with the contents of the storage means 21 1 to 21 n at a predetermined cycle, and the contents of the storage means 11 are In the operation setting information reliability improving apparatus including the comparing means 12 for writing the contents into the storage means 21 1 to 21 N , the central processing unit 10 calculates the checksum of the contents of the storage means 11 and performs checksum calculation. Verification means
13 and an abnormality display means 14 as a write inhibit means for giving a write inhibit signal to the comparing means based on the result of the abnormality verification by the checksum calculation verifying means 13 to inhibit the writing.
【００１５】また、記憶手段11は不揮発性の読出し書込
み可能なメモリである。The storage means 11 is a nonvolatile readable and writable memory.
【００１６】さらに、チェックサム計算検証手段13は比
較手段12の不一致結果に基づきチェックサム計算および
検証を行う手段を含む。Further, the checksum calculation verifying means 13 includes means for performing checksum calculation and verification based on the mismatch result of the comparing means 12.
【００１７】また、異常表示手段14はチェックサム計算
検証手段13の異常検証結果を表示する手段を含む。Further, the abnormality display means 14 includes means for displaying an abnormality verification result of the checksum calculation verification means 13.
【００１８】このような構成の動作について説明する。
図２は本発明の動作設定情報信頼性向上装置の動作を示
すフローチャートである。The operation of such a configuration will be described.
FIG. 2 is a flowchart showing the operation of the operation setting information reliability improving device of the present invention.
【００１９】図１および図２において、中央処理装置10
は、比較手段12で所定の周期で各機能ユニット201 〜20
n の記憶手段211 〜21n の内容と中央処理装置10の記憶
手段11の内容との一致を確認する（Ｓ１）。一致する場
合には（Ｓ２）、引続き所定の周期で比較を繰返す。不
一致の場合には（Ｓ２）、チェックサム計算検証手段13
は記憶手段11の内容のチエックサムの計算および検証を
行う（Ｓ３）。検証結果が正常の場合には（Ｓ４）、比
較手段12は記憶手段11の内容を記憶手段211 〜21n に書
込む（Ｓ５）。検証結果が異常の場合には（Ｓ４）、異
常表示手段14は比較手段12に書込禁止信号を与えて記憶
手段11の内容を記憶手段211〜21n に書込むことを禁止
する（Ｓ６）。1 and 2, the central processing unit 10
, Each function at a predetermined cycle by the comparing means 12 units 20 1 to 20
It is confirmed whether the contents of the storage means 21 1 to 21 n of n correspond to the contents of the storage means 11 of the central processing unit 10 (S1). If they match (S2), the comparison is repeated at a predetermined cycle. If they do not match (S2), the checksum calculation verification means 13
Calculates and checks the checksum of the contents of the storage means 11 (S3). If verification is successful (S4), the comparing means 12 writes the contents of the storage unit 11 in the storage unit 21 1 ~21 n (S5). If the verification result is abnormal (S4), the abnormality display means 14 gives a write inhibit signal to the comparing means 12 to inhibit the contents of the storage means 11 from being written into the storage means 21 1 to 21 n (S6). ).
【００２０】[0020]
【発明の効果】以上説明したように、本発明は、中央処
理装置側の記憶媒体の内容が破壊された場合でも、その
異常を検出することができ、かつ機能ユニット側の記憶
媒体に影響をおよぼすことがないようにできる優れた効
果がある。As described above, according to the present invention, even if the content of the storage medium on the central processing unit side is destroyed, the abnormality can be detected and the storage medium on the functional unit side is affected. There is an excellent effect that can be avoided.
【図１】 本発明一実施例動作設定情報信頼性向上装置
のブロック構成図。FIG. 1 is a block diagram of an operation setting information reliability improving device according to an embodiment of the present invention.
【図２】 本発明の動作設定情報信頼性向上装置の動作
を示すフローチャート。FIG. 2 is a flowchart showing the operation of the operation setting information reliability improving device of the present invention.
【図３】 従来例の動作設定情報信頼性向上装置のブロ
ック構成図。FIG. 3 is a block diagram of a conventional operation setting information reliability improving device.
10、10Ａ 中央処理装置 11、211 〜21n 記憶手段 12 比較手段 13 チェックサム計算検証手段 14 異常表示手段 201 〜20n 機能ユニット10,10A central processing unit 11 and 21 1 through 21 n memory means 12 the comparison means 13 checksum calculation verification means 14 abnormality display means 20 1 to 20 n function unit
Claims (2)
御される複数の機能ユニットとを備え、 上記各機能ユニットは上記中央処理装置から書込まれた
それぞれの動作設定情報を格納する第一の記憶手段を含
み、 上記中央処理装置は、上記各機能ユニットの動作設定情
報を格納する第二の記憶手段と、所定の周期でこの第二
の記憶手段の内容と上記第一の記憶手段の内容とを比較
し、その不一致結果に基づきこの第二の記憶手段の内容
を上記第一の記憶手段に書込む比較手段とを含む動作設
定情報信頼性向上装置において、 上記中央処理装置は、上記第二の記憶手段の内容のチェ
ックサムの計算および検証を行うチェックサム計算検証
手段と、このチェックサム計算検証手段の異常検証結果
に基づき書込禁止信号を上記比較手段に与えてその書込
みを禁止する書込禁止手段とを含み、 上記チェックサム計算検証手段は上記比較手段の不一致
結果に基づきチェックサム計算および検証を行う手段を
含む、 ことを特徴とする動作設定情報信頼性向上装置。A central processing unit; and a plurality of functional units controlled by the central processing unit. Each of the functional units stores respective operation setting information written from the central processing unit. The central processing unit includes: a second storage unit that stores operation setting information of each of the functional units; and a content of the second storage unit and the first storage unit in a predetermined cycle. And a comparing means for comparing the content with the content and writing the content of the second storage means to the first storage means based on the result of the disagreement. A checksum calculation / verification means for calculating and verifying a checksum of the contents of the second storage means; and providing a write inhibit signal to the comparison means based on an abnormality verification result of the checksum calculation / verification means. Look including a write inhibiting means for inhibiting the writing, the above checksum calculation verification means mismatch of the comparison means
A means to perform checksum calculation and verification based on the results
Including the operation setting information reliability and wherein the.
書込み可能なメモリである請求項１記載の動作設定情報
信頼性向上装置。2. The operation setting information reliability improving device according to claim 1, wherein said second storage means is a nonvolatile readable and writable memory.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3045935A JP2697332B2 (en) | 1991-02-18 | 1991-02-18 | Operation setting information reliability improvement device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3045935A JP2697332B2 (en) | 1991-02-18 | 1991-02-18 | Operation setting information reliability improvement device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH04263347A JPH04263347A (en) | 1992-09-18 |
| JP2697332B2 true JP2697332B2 (en) | 1998-01-14 |
Family
ID=12733129
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP3045935A Expired - Lifetime JP2697332B2 (en) | 1991-02-18 | 1991-02-18 | Operation setting information reliability improvement device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2697332B2 (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5193416B2 (en) * | 2005-08-24 | 2013-05-08 | 株式会社東芝 | Radiation measurement equipment |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS55134465A (en) * | 1979-04-06 | 1980-10-20 | Hitachi Ltd | Recovery system in system having external memory unit |
| JPS59112496A (en) * | 1982-12-16 | 1984-06-28 | Fujitsu Ltd | Memory copying system |
| JPH0277861A (en) * | 1988-09-13 | 1990-03-16 | Nec Corp | Operation guarantee system for program |
-
1991
- 1991-02-18 JP JP3045935A patent/JP2697332B2/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPH04263347A (en) | 1992-09-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4323707B2 (en) | Flash memory defect management method | |
| US7103811B2 (en) | Mechanisms for detecting silent errors in streaming media devices | |
| US8195946B2 (en) | Protection of data of a memory associated with a microprocessor | |
| JP3667920B2 (en) | IC card | |
| JPH03248251A (en) | Information processor | |
| US5729679A (en) | Powerfail durable NVRAM testing | |
| JP2697332B2 (en) | Operation setting information reliability improvement device | |
| JPS6051142B2 (en) | Logging error control method | |
| JPH0281148A (en) | Method of discriminating error | |
| JPH0441375B2 (en) | ||
| JPH0784894A (en) | Method for writing nonvolatile memory | |
| JPH10161942A (en) | Method, device for storing information, and information processor | |
| JPH03290745A (en) | Memory error detecting/correcting method | |
| JPH0944416A (en) | Data protection method in case of power failure of data processing system by computer and data processing system with data protection function in case of power failure | |
| JPH0793505A (en) | Count integrating device | |
| JP2904401B2 (en) | Vehicle mileage recording device | |
| JPH06290112A (en) | Bit data storage device using eeprom | |
| JP2998282B2 (en) | Memory device | |
| JPH02178723A (en) | System for checking data transfer of auxiliary memory device | |
| JPS62229448A (en) | Storage circuit write control system | |
| JPH01282658A (en) | Common bus error detecting system | |
| JP2001067271A (en) | Check method of memory circuit | |
| JPH04346144A (en) | Storage content saving system for storage device | |
| JPH0359740A (en) | Memory fault detection system | |
| JPS62293582A (en) | Memory device |