JP2018173956A - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP2018173956A JP2018173956A JP2018060426A JP2018060426A JP2018173956A JP 2018173956 A JP2018173956 A JP 2018173956A JP 2018060426 A JP2018060426 A JP 2018060426A JP 2018060426 A JP2018060426 A JP 2018060426A JP 2018173956 A JP2018173956 A JP 2018173956A
- Authority
- JP
- Japan
- Prior art keywords
- processor
- register
- data
- semiconductor device
- instruction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3206—Monitoring of events, devices or parameters that trigger a change in power modality
- G06F1/3215—Monitoring of peripheral devices
- G06F1/3225—Monitoring of peripheral devices of memory devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/3001—Arithmetic instructions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/325—Power saving in peripheral device
- G06F1/3275—Power saving in memory, e.g. RAM, cache
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3293—Power saving characterised by the action undertaken by switching to a less power-consuming processor, e.g. sub-CPU
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
- G06F9/30101—Special purpose registers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T1/00—General purpose image data processing
- G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T1/00—General purpose image data processing
- G06T1/60—Memory management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T2207/00—Indexing scheme for image analysis or image enhancement
- G06T2207/20—Special algorithmic details
- G06T2207/20024—Filtering details
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T2207/00—Indexing scheme for image analysis or image enhancement
- G06T2207/20—Special algorithmic details
- G06T2207/20112—Image segmentation details
- G06T2207/20164—Salient point detection; Corner detection
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Mathematical Analysis (AREA)
- Computational Mathematics (AREA)
- Computing Systems (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Computer Hardware Design (AREA)
- Image Processing (AREA)
- Executing Machine-Instructions (AREA)
- Complex Calculations (AREA)
- Advance Control (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Bipolar Transistors (AREA)
- Noodles (AREA)
Abstract
Description
その他の実施形態の具体的な事項は、詳細な説明及び図面に含まれている。
二番目のアセンブリ命令MAPMUL_ReduceAcc16(IDA_Conv4(IR)、CDA_Conv4(CR、w16))は、入力データパターンのみを異ならせて同様の方法で演算される。このとき、入力は、前の5×5マトリクス演算で説明したように、4×4マトリクスから3×3マトリクスのデータを除いた残りのデータ(図22におけるD2領域からD1領域を除いた領域のイメージデータ)FUの各レーンに入力され、3×3の結果と一緒にaddツリーに乗ってOR116に該当結果を保存する。この結果は、サイズ4×4の畳み込み(convolultion)演算結果を意味する。
100 第1プロセッサ
105 メモリ階層
110 内部レジスタ、レジスタファイル
112 第1レジスタ、IR(Image Register)
114 第1レジスタ、CR(Coefficient Register)
116 第1レジスタ、OR(Output Register)
120 ロードストアユニット(load store unit、LSU)
130 データ配置レイヤ
140 マップレイヤ
150 リデュースレイヤ
160 ALU(Arithmetic Logic Unit)
160a、160b、・・・、160c、160d 第1〜第9ALUグループ
170 制御部
190 DA(Data Arrange)モジュール
192 IDA(Image DA)
194 CDA(Coefficient DA)
200 第2プロセッサ
212 第2レジスタ、SR(Scalar Register)
214 第2レジスタ、VR(Vector Register)
220 フェッチユニット
230 デコーダ
240a、240b、240c、240d スロット(slot)
242a、242b、242d スカラー機能ユニット(Scalar Functional Unit、SFU)
242c FCE(Flexible Convolution Engine、フレキシブル畳み込みエンジン)ユニット
244a、244b、244c ベクトル機能ユニット(Vector Functional unit、VFU)
244d 制御命令(ConTrol、CT)ユニット
246a、246b、246c、246d 移動ユニット(Move unit、MV)
300 コントローラ
400 メモリバス
Claims (15)
- 第1レジスタを含み、前記第1レジスタを用いてROI(Region On Interest)演算を行う第1プロセッサと、
第2レジスタを含み、前記第2レジスタを用いて算術演算を行う第2プロセッサと、を含み、
前記第1レジスタは前記第2プロセッサによって共有され、前記第2レジスタは前記第1プロセッサによって共有されることを特徴とする半導体装置。 - 前記第1プロセッサ及び前記第2プロセッサは同じISA(Instruction Set Architecture)を共有することを特徴とする請求項1に記載の半導体装置。
- 前記第1プロセッサと前記第2プロセッサは互いに独立した電源によって駆動されることを特徴とする請求項1に記載の半導体装置。
- 前記第1プロセッサ及び前記第2プロセッサのうち未使用のプロセッサに対する電源は遮断されることを特徴とする請求項3に記載の半導体装置。
- 前記第1プロセッサは、1次元フィルタ演算、2次元フィルタ演算、センサス変換(Census Transform)演算、最小/最大(Min/Max)フィルタ演算、SAD(Sum of Absolute Difference)演算、SSD(Sum of Squared Difference)演算、NMS(Non Maximum Suppression)演算、及びマトリクス乗算演算のうちの少なくとも一つを行い、
前記第2プロセッサは、予測(prediction)演算、ベクトルパーミュート(vector permute)演算、ベクトルビット操作(vector bit manipulation)演算、バタフライ(butterfly)演算、及び並べ替え(sorting)演算のうち少なくとも一つを行うことを特徴とする請求項1に記載の半導体装置。 - 第1レジスタを含み、前記第1レジスタを用いてROI(Region On Interest)演算を行う第1プロセッサと、
第2レジスタを含み、前記第2レジスタを用いて算術演算を行う第2プロセッサと、を含み、
前記第1プロセッサ及び前記第2プロセッサは同じISA(Instruction Set Architecture)を共有することを特徴とする半導体装置。 - 前記第1レジスタは前記第2プロセッサによって共有され、前記第2レジスタは前記第1プロセッサによって共有されることを特徴とする請求項6に記載の半導体装置。
- 前記第1レジスタはIR(Image Register)、CR(Coefficient Register)、及びOR(Output Register)のうちの少なくとも一つを含む、ことを特徴とする請求項1又は6に記載の半導体装置。
- 前記第2レジスタはSR(Scalar Register)及びVR(Vector Register)のうちの少なくとも一つを含むことを特徴とする請求項6に記載の半導体装置。
- 前記第1プロセッサは、処理するデータを再並列するデータ配置ユニット(data arrange unit)を含むことを特徴とする請求項6に記載の半導体装置。
- 前記第1プロセッサは、互いに並列に配置された複数のALU(Arithmetic Logic Unit)を含み、
前記複数のALUは、前記データ配置ユニットによって再配列された前記データを並列処理することを特徴とする請求項10に記載の半導体装置。 - 前記第2プロセッサは、VLIW(Very Long Instruction Word)に基づくインストラクションを処理することを特徴とする請求項1又は6に記載の半導体装置。
- 前記第2プロセッサは、
VLIWインストラクションを提供するフェッチユニットと、
前記VLIWインストラクションを複数のインストラクションにデコードするデコーダを含むことを特徴とする請求項12に記載の半導体装置。 - 前記第2プロセッサによって処理されるインストラクションは2つ以上のスロット(slot)を含むことを特徴とする請求項12に記載の半導体装置。
- 前記2つ以上のスロットのうちの少なくとも一つのスロットは前記第1プロセッサを用いて実行されることを特徴とする請求項14に記載の半導体装置。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020170042125A KR102235803B1 (ko) | 2017-03-31 | 2017-03-31 | 반도체 장치 |
KR10-2017-0042125 | 2017-03-31 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2018173956A true JP2018173956A (ja) | 2018-11-08 |
JP7154788B2 JP7154788B2 (ja) | 2022-10-18 |
Family
ID=63865574
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2018060426A Active JP7154788B2 (ja) | 2017-03-31 | 2018-03-27 | 半導体装置 |
Country Status (5)
Country | Link |
---|---|
US (4) | US10409593B2 (ja) |
JP (1) | JP7154788B2 (ja) |
KR (1) | KR102235803B1 (ja) |
CN (1) | CN109447892B (ja) |
TW (1) | TWI776838B (ja) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11175915B2 (en) | 2018-10-10 | 2021-11-16 | Micron Technology, Inc. | Vector registers implemented in memory |
US20220334634A1 (en) * | 2021-04-16 | 2022-10-20 | Maxim Integrated Products, Inc. | Systems and methods for reducing power consumption in embedded machine learning accelerators |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0554116A (ja) * | 1991-08-29 | 1993-03-05 | Toshiba Corp | 関心領域設定方法及び画像処理装置 |
JP2000020326A (ja) * | 1998-04-28 | 2000-01-21 | Nec Corp | プロセッサにおけるレジスタ内容の継承装置 |
JP2012128805A (ja) * | 2010-12-17 | 2012-07-05 | Fujitsu Semiconductor Ltd | グラフィックスプロセッサ |
JP2013196672A (ja) * | 2012-03-23 | 2013-09-30 | Toshiba Corp | マルチプロセッサシステムおよび電力制御方法 |
JP2015053617A (ja) * | 2013-09-06 | 2015-03-19 | キヤノン株式会社 | 画像処理装置、画像処理方法、プログラムおよび記憶媒体 |
Family Cites Families (59)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6058473A (en) * | 1993-11-30 | 2000-05-02 | Texas Instruments Incorporated | Memory store from a register pair conditional upon a selected status bit |
JP2889842B2 (ja) | 1994-12-01 | 1999-05-10 | 富士通株式会社 | 情報処理装置及び情報処理方法 |
US6362868B1 (en) * | 1997-07-15 | 2002-03-26 | Silverbrook Research Pty Ltd. | Print media roll and ink replaceable cartridge |
US6139498A (en) | 1998-12-29 | 2000-10-31 | Ge Diasonics Israel, Ltd. | Ultrasound system performing simultaneous parallel computer instructions |
US6397324B1 (en) * | 1999-06-18 | 2002-05-28 | Bops, Inc. | Accessing tables in memory banks using load and store address generators sharing store read port of compute register file separated from address register file |
JP2001014139A (ja) | 1999-06-28 | 2001-01-19 | Nec Corp | ワークファイルを使用するマルチスレッドソート処理方式及び処理方法 |
US6901422B1 (en) | 2001-03-21 | 2005-05-31 | Apple Computer, Inc. | Matrix multiplication in a vector processing system |
US6898691B2 (en) | 2001-06-06 | 2005-05-24 | Intrinsity, Inc. | Rearranging data between vector and matrix forms in a SIMD matrix processor |
JP3805314B2 (ja) * | 2003-02-27 | 2006-08-02 | Necエレクトロニクス株式会社 | プロセッサ |
US7162573B2 (en) | 2003-06-25 | 2007-01-09 | Intel Corporation | Communication registers for processing elements |
GB2409066B (en) | 2003-12-09 | 2006-09-27 | Advanced Risc Mach Ltd | A data processing apparatus and method for moving data between registers and memory |
US7873812B1 (en) | 2004-04-05 | 2011-01-18 | Tibet MIMAR | Method and system for efficient matrix multiplication in a SIMD processor architecture |
US7386842B2 (en) | 2004-06-07 | 2008-06-10 | International Business Machines Corporation | Efficient data reorganization to satisfy data alignment constraints |
JP2006011924A (ja) * | 2004-06-28 | 2006-01-12 | Fujitsu Ltd | 再構成可能演算装置および半導体装置 |
JP2008507039A (ja) * | 2004-07-13 | 2008-03-06 | スリープラスワン テクノロジー, インコーポレイテッド | プログラム可能なプロセッサのアーキテクチャ |
JP2006236715A (ja) | 2005-02-23 | 2006-09-07 | Matsushita Electric Works Ltd | 照明器具 |
JP2007004542A (ja) * | 2005-06-24 | 2007-01-11 | Renesas Technology Corp | 半導体信号処理装置 |
US20070116357A1 (en) * | 2005-11-23 | 2007-05-24 | Agfa-Gevaert | Method for point-of-interest attraction in digital images |
US7624250B2 (en) | 2005-12-05 | 2009-11-24 | Intel Corporation | Heterogeneous multi-core processor having dedicated connections between processor cores |
KR100739785B1 (ko) | 2006-01-09 | 2007-07-13 | 삼성전자주식회사 | 관심 영역 기반 영상 부호화, 복호화 방법 및 장치 |
US20070239970A1 (en) * | 2006-04-06 | 2007-10-11 | I-Tao Liao | Apparatus For Cooperative Sharing Of Operand Access Port Of A Banked Register File |
US7697443B2 (en) * | 2006-04-13 | 2010-04-13 | International Business Machines Corporation | Locating hardware faults in a parallel computer |
TW200813724A (en) * | 2006-07-28 | 2008-03-16 | Samsung Electronics Co Ltd | Multipath accessible semiconductor memory device with host interface between processors |
CN101163240A (zh) * | 2006-10-13 | 2008-04-16 | 国际商业机器公司 | 一种滤波装置及其方法 |
US8725991B2 (en) | 2007-09-12 | 2014-05-13 | Qualcomm Incorporated | Register file system and method for pipelined processing |
US8213515B2 (en) * | 2008-01-11 | 2012-07-03 | Texas Instruments Incorporated | Interpolated skip mode decision in video compression |
US8248422B2 (en) | 2008-01-18 | 2012-08-21 | International Business Machines Corporation | Efficient texture processing of pixel groups with SIMD execution unit |
JP2010015257A (ja) * | 2008-07-01 | 2010-01-21 | Canon Inc | 画像処理装置、画像処理方法、及びプログラム |
US9652231B2 (en) | 2008-10-14 | 2017-05-16 | International Business Machines Corporation | All-to-all permutation of vector elements based on a permutation pattern encoded in mantissa and exponent bits in a floating-point SIMD architecture |
EP2996035A1 (en) * | 2008-10-15 | 2016-03-16 | Hyperion Core, Inc. | Data processing device |
US7930519B2 (en) * | 2008-12-17 | 2011-04-19 | Advanced Micro Devices, Inc. | Processor with coprocessor interfacing functional unit for forwarding result from coprocessor to retirement unit |
WO2010082529A1 (ja) | 2009-01-13 | 2010-07-22 | 日本電気株式会社 | Simd型並列データ処理装置及びデータソート方法並びにプロセッシングエレメント |
JP2010192983A (ja) * | 2009-02-16 | 2010-09-02 | Renesas Electronics Corp | フィルタ処理装置及び半導体装置 |
KR101110550B1 (ko) | 2009-04-08 | 2012-02-08 | 한양대학교 산학협력단 | 프로세서 장치, 멀티 프로세서 시스템 및 멀티 프로세서 시스템의 공유메모리 접근 방법 |
KR101027906B1 (ko) | 2009-04-28 | 2011-04-12 | 한국과학기술원 | 물체 인식 방법 및 장치 |
KR101662769B1 (ko) | 2010-03-09 | 2016-10-05 | 삼성전자주식회사 | 고속 정렬 장치 및 방법 |
KR101079691B1 (ko) | 2010-06-01 | 2011-11-04 | 공주대학교 산학협력단 | 데이터 정렬 방법과 상기 방법을 수행할 수 있는 장치들 |
KR101670958B1 (ko) | 2010-11-30 | 2016-11-01 | 삼성전자주식회사 | 이기종 멀티코어 환경에서의 데이터 처리 방법 및 장치 |
GB2489914B (en) * | 2011-04-04 | 2019-12-18 | Advanced Risc Mach Ltd | A data processing apparatus and method for performing vector operations |
US9141389B2 (en) * | 2011-04-07 | 2015-09-22 | Via Technologies, Inc. | Heterogeneous ISA microprocessor with shared hardware ISA registers |
WO2013046475A1 (en) * | 2011-09-27 | 2013-04-04 | Renesas Electronics Corporation | Apparatus and method of a concurrent data transfer of multiple regions of interest (roi) in an simd processor system |
JP5708450B2 (ja) | 2011-11-10 | 2015-04-30 | 富士通株式会社 | マルチコアプロセッサシステム、レジスタ利用方法、およびレジスタ利用プログラム |
CN102707931A (zh) * | 2012-05-09 | 2012-10-03 | 刘大可 | 一种基于并行数据通道的数字信号处理器 |
US9405538B2 (en) | 2012-12-28 | 2016-08-02 | Intel Corporation | Functional unit having tree structure to support vector sorting algorithm and other algorithms |
KR20140092135A (ko) | 2013-01-15 | 2014-07-23 | 한국전자통신연구원 | 빅 데이터를 위한 병렬 정렬 방법 및 장치 |
KR101482229B1 (ko) | 2013-04-29 | 2015-01-14 | 주식회사 실리콘아츠 | 컴퓨터 실행 가능한 데이터 정렬 방법, 이를 수행하는 데이터 정렬 시스템 및 이를 저장하는 기록매체 |
KR102122406B1 (ko) | 2013-11-06 | 2020-06-12 | 삼성전자주식회사 | 셔플 명령어 처리 장치 및 방법 |
KR102310246B1 (ko) | 2014-04-23 | 2021-10-08 | 삼성전자주식회사 | 세컨더리 인덱스 생성 방법 및 세컨더리 인덱스 저장 장치 |
KR101573618B1 (ko) | 2014-07-04 | 2015-12-01 | 한양대학교 산학협력단 | 메모리 구조에 기반한 외부 퀵 정렬의 방법 및 장치 |
US9563953B2 (en) * | 2014-08-28 | 2017-02-07 | Qualcomm Incorporated | Systems and methods for determining a seam |
KR20160054850A (ko) * | 2014-11-07 | 2016-05-17 | 삼성전자주식회사 | 다수의 프로세서들을 운용하는 장치 및 방법 |
JP2016091488A (ja) | 2014-11-11 | 2016-05-23 | アズビル株式会社 | データソート方法およびプログラム |
JP2016112285A (ja) | 2014-12-17 | 2016-06-23 | 日立アロカメディカル株式会社 | 超音波診断装置 |
KR102332523B1 (ko) * | 2014-12-24 | 2021-11-29 | 삼성전자주식회사 | 연산 처리 장치 및 방법 |
KR101665207B1 (ko) | 2014-12-31 | 2016-10-14 | (주)베라시스 | 복수개의 검출윈도우를 통한 관심영역에서의 차량식별방법 |
KR101645517B1 (ko) * | 2015-04-01 | 2016-08-05 | 주식회사 씨케이앤비 | 특징점 추출 장치 및 방법과 이를 이용한 콘텐츠의 온라인 유통 현황 분석을 위한 이미지 매칭 시스템 |
US9569661B2 (en) * | 2015-05-21 | 2017-02-14 | Futurewei Technologies, Inc. | Apparatus and method for neck and shoulder landmark detection |
JP2017037505A (ja) * | 2015-08-11 | 2017-02-16 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
US20170337156A1 (en) * | 2016-04-26 | 2017-11-23 | Onnivation Llc | Computing machine architecture for matrix and array processing |
-
2017
- 2017-03-31 KR KR1020170042125A patent/KR102235803B1/ko active IP Right Grant
-
2018
- 2018-01-05 TW TW107100401A patent/TWI776838B/zh active
- 2018-02-27 US US15/905,979 patent/US10409593B2/en active Active
- 2018-03-27 JP JP2018060426A patent/JP7154788B2/ja active Active
- 2018-03-29 CN CN201810274218.4A patent/CN109447892B/zh active Active
-
2019
- 2019-07-24 US US16/520,761 patent/US10990388B2/en active Active
-
2021
- 2021-03-29 US US17/216,323 patent/US11645072B2/en active Active
-
2023
- 2023-03-31 US US18/129,119 patent/US20230236832A1/en active Pending
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0554116A (ja) * | 1991-08-29 | 1993-03-05 | Toshiba Corp | 関心領域設定方法及び画像処理装置 |
JP2000020326A (ja) * | 1998-04-28 | 2000-01-21 | Nec Corp | プロセッサにおけるレジスタ内容の継承装置 |
JP2012128805A (ja) * | 2010-12-17 | 2012-07-05 | Fujitsu Semiconductor Ltd | グラフィックスプロセッサ |
JP2013196672A (ja) * | 2012-03-23 | 2013-09-30 | Toshiba Corp | マルチプロセッサシステムおよび電力制御方法 |
JP2015053617A (ja) * | 2013-09-06 | 2015-03-19 | キヤノン株式会社 | 画像処理装置、画像処理方法、プログラムおよび記憶媒体 |
Also Published As
Publication number | Publication date |
---|---|
TWI776838B (zh) | 2022-09-11 |
KR102235803B1 (ko) | 2021-04-06 |
US20190347096A1 (en) | 2019-11-14 |
TW201837716A (zh) | 2018-10-16 |
US11645072B2 (en) | 2023-05-09 |
US20180300128A1 (en) | 2018-10-18 |
US10409593B2 (en) | 2019-09-10 |
US10990388B2 (en) | 2021-04-27 |
KR20180111321A (ko) | 2018-10-11 |
CN109447892A (zh) | 2019-03-08 |
US20230236832A1 (en) | 2023-07-27 |
JP7154788B2 (ja) | 2022-10-18 |
US20210216312A1 (en) | 2021-07-15 |
CN109447892B (zh) | 2023-11-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP3798928A1 (en) | Deep learning implementations using systolic arrays and fused operations | |
WO2018192500A1 (zh) | 处理装置和处理方法 | |
US11579880B2 (en) | Systems for performing instructions to quickly convert and use tiles as 1D vectors | |
CN104838357B (zh) | 向量化方法、***及处理器 | |
EP3623941B1 (en) | Systems and methods for performing instructions specifying ternary tile logic operations | |
US10922077B2 (en) | Apparatuses, methods, and systems for stencil configuration and computation instructions | |
US10649771B2 (en) | Semiconductor device | |
US10248384B2 (en) | Arithmetic processing device and control method for arithmetic processing device | |
US11321092B1 (en) | Tensor-based memory access | |
US20230236832A1 (en) | Semiconductor device | |
EP3329363B1 (en) | Vector arithmethic instruction | |
EP3929733A1 (en) | Matrix transpose and multiply | |
CN110058886A (zh) | 用于计算两个区块操作数中的半字节的数量积的***和方法 | |
JP2005309499A (ja) | プロセッサ | |
US9690752B2 (en) | Method and system for performing robust regular gridded data resampling | |
JP6818010B2 (ja) | ベクトル長クエリ命令 | |
CN110914801B (zh) | 在数据处理设备中的向量交叉 | |
JP4482356B2 (ja) | Simdプロセッサを用いた画像処理方法及び画像処理装置 | |
CN116302117A (zh) | 数据处理方法及装置、处理器、电子设备、存储介质 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20180717 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20210226 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20211228 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20220118 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20220418 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20220920 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20221005 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 7154788 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |