JP2016020856A - Device and method for detection of abnormality in resolver excitation signal - Google Patents

Device and method for detection of abnormality in resolver excitation signal Download PDF

Info

Publication number
JP2016020856A
JP2016020856A JP2014144897A JP2014144897A JP2016020856A JP 2016020856 A JP2016020856 A JP 2016020856A JP 2014144897 A JP2014144897 A JP 2014144897A JP 2014144897 A JP2014144897 A JP 2014144897A JP 2016020856 A JP2016020856 A JP 2016020856A
Authority
JP
Japan
Prior art keywords
abnormality
resolver
integrators
excitation
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2014144897A
Other languages
Japanese (ja)
Other versions
JP6405512B2 (en
Inventor
崇 桐生
Takashi Kiryu
崇 桐生
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tamagawa Seiki Co Ltd
Original Assignee
Tamagawa Seiki Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tamagawa Seiki Co Ltd filed Critical Tamagawa Seiki Co Ltd
Priority to JP2014144897A priority Critical patent/JP6405512B2/en
Publication of JP2016020856A publication Critical patent/JP2016020856A/en
Application granted granted Critical
Publication of JP6405512B2 publication Critical patent/JP6405512B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Transmission And Conversion Of Sensor Element Output (AREA)

Abstract

PROBLEM TO BE SOLVED: To detect abnormality in an excitation signal not in resolver output by detecting occurrence of abnormality in a resolver excitation signal.SOLUTION: An abnormality detecting device for a resolver excitation signal comprises: first and second comparators 43 and 44 that receives inputs of two-phase first and second excitation signals 20aA and 20aB from a resolver/digital converter after addition is performed; first and second integrators 45 and 46 that receive inputs of first and second abnormality detection thresholds V1 and V2 to be input in the first and second comparators 43 and 44 and also receive inputs of first and second pulse output signals 43A and 44A from the first and second comparators 43 and 44; and a gate circuit 50 that receives inputs of first and second integrator outputs 45A and 46A from the first and second integrators 45 and 46, and then outputs an abnormality presence/absence determination signal F. When the first and second integrator outputs 45A and 46A from the first and second integrators 45 and 46 become a preset threshold or more, the abnormality presence/absence determination signal F changes, and therefore, the device detects occurrence of abnormality in either one of the first and second excitation signals 20aA and 20aB.SELECTED DRAWING: Figure 5

Description

本発明は、レゾルバ励磁信号の異常検出装置及び方法に関し、特に、レゾルバコイルに供給している２相のレゾルバ励磁信号の異常を容易に検出するための新規な改良に関する。   The present invention relates to an apparatus and method for detecting an abnormality of a resolver excitation signal, and more particularly to a novel improvement for easily detecting an abnormality of a two-phase resolver excitation signal supplied to a resolver coil.

従来、用いられていたレゾルバ／デジタル変換機能の異常検出装置としては、例えば、図７で示される特許文献１に記載の構成を挙げることができる。
すなわち、レゾルバ１のレゾルバ信号１ａはＲ／Ｄ変換器３のＲ／Ｄ変換機能２０へ入力されると共に異常検出機能３１に入力されており、前記Ｒ／Ｄ変換機能２０からの励磁信号２０ａは前記レゾルバ１に入力されると共に前記異常検出機能３１に入力されている。 Conventionally, an example of an abnormality detection device for a resolver / digital conversion function that has been used is the configuration described in Patent Document 1 shown in FIG.
That is, the resolver signal 1a of the resolver 1 is input to the R / D conversion function 20 of the R / D converter 3 and also to the abnormality detection function 31, and the excitation signal 20a from the R / D conversion function 20 is It is input to the resolver 1 and also to the abnormality detection function 31.

前記Ｒ／Ｄ変換機能２０からは、状態情報２０ｃ及びデジタル角度信号２０ｂが出力され、前記状態情報２０ｃは前記異常検出機能３１に入力され、前記異常検出機能３１からは異常検出信号３１ａが出力されるように構成され、前記デジタル角度信号２０ｂは前記異常検出機能３１に入力されている。
従って、異常検出機能３１は、レゾルバ信号１ａ（ｓｉｎ相信号及びｃｏｓ相信号）を励磁信号２０ａと比較し、該比較結果から入力軸角度の象限を示すレゾルバ象限情報を検出する。また、異常検出機能３１は、入力軸角度の象限を示すＲ／Ｄ変換機能象限情報をデジタル角度信号２０ｂから検出すると共に、Ｒ／Ｄ変換機能象限情報がレゾルバ象限情報から２象限ずれているか否かを判定し、２象限ずれていると判定した場合にＲ／Ｄ変換機能２０の異常を示す異常検出信号３１ａを出力する。 The R / D conversion function 20 outputs state information 20c and a digital angle signal 20b, the state information 20c is input to the abnormality detection function 31, and the abnormality detection function 31 outputs an abnormality detection signal 31a. The digital angle signal 20b is input to the abnormality detection function 31.
Therefore, the abnormality detection function 31 compares the resolver signal 1a (sin phase signal and cos phase signal) with the excitation signal 20a, and detects resolver quadrant information indicating the quadrant of the input shaft angle from the comparison result. Further, the abnormality detection function 31 detects R / D conversion function quadrant information indicating a quadrant of the input shaft angle from the digital angle signal 20b, and whether the R / D conversion function quadrant information is deviated from the resolver quadrant information by two quadrants. When it is determined that the two quadrants are shifted, an abnormality detection signal 31a indicating an abnormality of the R / D conversion function 20 is output.

特開２００８−１２２２１６号公報JP 2008-122216 A

従来のレゾルバ／デジタル変換機能の異常検出装置は、以上のように構成されていたため、次のような課題が存在していた。
すなわち、前述の従来構成においては、レゾルバ出力信号を用いて断線検出などの異常を検出していたため、実際に異常確定信号が発生した場合には、レゾルバ励磁信号とレゾルバ出力信号の何れで異常が発生しているのかを区別することは不可能であった。 Since the conventional resolver / digital conversion function abnormality detection apparatus is configured as described above, the following problems exist.
That is, in the above-described conventional configuration, an abnormality such as disconnection detection is detected using the resolver output signal. Therefore, when an abnormality confirmation signal is actually generated, either the resolver excitation signal or the resolver output signal is abnormal. It was impossible to distinguish whether it was occurring.

本発明は、以上のような課題を解決するためになされたもので、特に、レゾルバコイルに供給している２相のレゾルバ励磁信号の異常を容易に検出するようにしたレゾルバ励磁信号の異常検出装置及び方法を提供することを目的とする。   The present invention has been made to solve the above-described problems, and in particular, an abnormality detection of a resolver excitation signal that can easily detect an abnormality of a two-phase resolver excitation signal supplied to a resolver coil. An object is to provide an apparatus and method.

本発明によるレゾルバ励磁信号の異常検出装置は、レゾルバ／デジタル変換器からの２相の第１、第２励磁信号を加算した後に入力するための第１、第２コンパレータと、前記第１、第２コンパレータに入力するための第１、第２異常検出閾値と、前記第１、第２コンパレータからの第１、第２パルス出力信号が入力される第１、第２積分器と、前記第１、第２積分器からの第１、第２積分出力が入力され異常有無確定信号を出力するためのゲート回路(50)と、を備え、前記第１、第２積分器からの第１、第２積分出力が予め設定された閾値以上となった時、前記異常有無確定信号が変化し、前記第１、第２励磁信号の何れか一方に異常が発生したことを検出する構成であり、また、前記各積分器は、検出時定数を有している構成である。
また、本発明によるレゾルバ励磁信号の異常検出方法は、レゾルバ／デジタル変換器からの２相の第１、第２励磁信号を加算した後に入力するための第１、第２コンパレータと、前記第１、第２コンパレータに入力するための第１、第２異常検出閾値と、前記第１、第２コンパレータからの第１、第２パルス出力信号が入力される第１、第２積分器と、前記第１、第２積分器からの第１、第２積分出力が入力され異常有無確定信号を出力するためのゲート回路と、を備え、前記第1、第2積分器からの第１、第２積分出力が予め設定された閾値以上となった時、前記異常有無確定信号が変化し、前記第１、第２励磁信号の何れか一方に異常が発生したことを検出する方法であり、また、前記各積分器は、検出時定数を有している方法である。 An apparatus for detecting an abnormality of a resolver excitation signal according to the present invention includes first and second comparators for inputting after adding two-phase first and second excitation signals from a resolver / digital converter, and the first and second comparators. First and second abnormality detection thresholds for input to two comparators, first and second integrators to which first and second pulse output signals from the first and second comparators are input, and the first And a gate circuit (50) for inputting the first and second integral outputs from the second integrator and outputting an abnormality determination signal, the first and second from the first and second integrators. 2 When the integral output becomes equal to or greater than a preset threshold value, the abnormality presence / absence determination signal is changed, and it is detected that an abnormality has occurred in one of the first and second excitation signals. Each of the integrators has a detection time constant.
According to another aspect of the present invention, there is provided a method for detecting an abnormality of a resolver excitation signal, the first and second comparators for inputting after adding the first and second excitation signals of two phases from the resolver / digital converter, , First and second abnormality detection thresholds for input to the second comparator, first and second integrators to which the first and second pulse output signals from the first and second comparators are input, A gate circuit for inputting first and second integral outputs from the first and second integrators and outputting an abnormality presence / absence determination signal, and the first and second integrators from the first and second integrators, respectively. A method for detecting that the abnormality presence / absence determination signal is changed when an integral output is equal to or greater than a preset threshold value, and an abnormality has occurred in one of the first and second excitation signals; Each integrator has a detection time constant.

本発明によるレゾルバ励磁信号の異常検出装置及び方法は、以上のように構成されているため、次のような効果を得ることができる。
すなわち、レゾルバ／デジタル変換器からの２相の第１、第２励磁信号を加算した後に入力するための第１、第２コンパレータと、前記第１、第２コンパレータに入力するための第１、第２異常検出閾値と、前記第１、第２コンパレータからの第１、第２パルス出力信号が入力される第１、第２積分器と、前記第１、第２積分器からの第１、第２積分出力が入力され異常有無確定信号を出力するためのゲート回路(50)と、を備え、前記第1、第2積分器からの第１、第２積分出力が予め設定された閾値以上となった時、前記異常有無確定信号が変化し、前記第１、第２励磁信号の何れか一方に異常が発生したことを検出する構成と方法であるため、レゾルバ励磁信号の異常を直接検出することができ、各コンパレータの出力を積分することにより、正常時の誤検出を回避することができる。
また、各積分器に検出時定数が設けられているため、ノイズ等による立上がりを遅れさせることにより、検出精度の向上を得ることができる。 Since the apparatus and method for detecting an abnormality of a resolver excitation signal according to the present invention is configured as described above, the following effects can be obtained.
That is, the first and second comparators for inputting after adding the first and second excitation signals of two phases from the resolver / digital converter, and the first and second for inputting to the first and second comparators, A second abnormality detection threshold; first and second integrators to which the first and second pulse output signals from the first and second comparators are input; and first and second integrators from the first and second integrators. And a gate circuit (50) for inputting a second integral output and outputting an abnormality determination signal, wherein the first and second integral outputs from the first and second integrators are equal to or greater than a preset threshold value. When this happens, the abnormality presence / absence determination signal changes, and the configuration and method for detecting that an abnormality has occurred in one of the first and second excitation signals. Therefore, the abnormality in the resolver excitation signal is directly detected. By integrating the output of each comparator It is possible to avoid the normal state of false positives.
Further, since each integrator is provided with a detection time constant, detection accuracy can be improved by delaying the rise due to noise or the like.

本発明によるレゾルバ励磁信号の異常検出装置及び方法を示すための回路図である。FIG. 3 is a circuit diagram illustrating an apparatus and method for detecting an abnormality of a resolver excitation signal according to the present invention. 図１の各励磁信号を示す波形図である。It is a wave form diagram which shows each excitation signal of FIG. 図１の正常時の状態を示す要部の回路図である。It is a circuit diagram of the principal part which shows the state at the time of the normal of FIG. 図３の正常時の各部の波形図である。It is a wave form diagram of each part at the time of the normal of FIG. 図１の異常発生時を示す回路図である。It is a circuit diagram which shows the time of abnormality occurrence of FIG. 図５の各部の波形図である。It is a wave form diagram of each part of FIG. 従来構成を示すブロック図である。It is a block diagram which shows a conventional structure.

本発明は、レゾルバコイルに供給している２相のレゾルバ励磁信号の異常を容易に検出することである。   An object of the present invention is to easily detect an abnormality of a two-phase resolver excitation signal supplied to a resolver coil.

以下、図面と共に本発明によるレゾルバ励磁信号の異常検出装置及び方法の好適な実施の形態について説明する。
尚、従来例と同一又は同等部分については同一符号を用いて説明する。
図１において符号２０で示されるものは、レゾルバ／デジタル変換器であり、このレゾルバ／デジタル変換器２０の励磁信号２０ａは、レゾルバ励磁信号の異常検出回路２１の第１、第２オペアンプ４０,４１を介して第１、第２励磁信号２０ａＡ，２０ａＢとして、レゾルバ１の励磁コイル１Ａに印加されている。 A preferred embodiment of an apparatus and method for detecting an abnormality of a resolver excitation signal according to the present invention will be described below with reference to the drawings.
Note that the same or equivalent parts as in the conventional example will be described using the same reference numerals.
1 is a resolver / digital converter, and the excitation signal 20a of the resolver / digital converter 20 is the first and second operational amplifiers 40, 41 of the abnormality detection circuit 21 for the resolver excitation signal. The first and second excitation signals 20aA and 20aB are applied to the excitation coil 1A of the resolver 1 via the.

前記第１、第２励磁信号２０ａＡ，２０ａＢは、図２に示されるように、互いに１８０度位相がずれており、各励磁信号２０ａＡ，２０ａＢは検出部２１Ａの加算部４２で各振幅が加算された後、加算出力４２Ａとして第１、第２コンパレータ４３,４４の負端子４３ａと正端子４４ａに入力されている。
前記第１、第２コンパレータ４３,４４の正端子４３ｂと負端子４４ｂには、所定の電圧値からなる電源で構成された第１、第２異常検出閾値Ｖ１及び第２異常検出閾値Ｖ２が予め印加されている。 As shown in FIG. 2, the first and second excitation signals 20aA and 20aB are 180 degrees out of phase with each other, and the excitation signals 20aA and 20aB are added with respective amplitudes by the addition unit 42 of the detection unit 21A. After that, the added output 42A is input to the negative terminal 43a and the positive terminal 44a of the first and second comparators 43 and 44.
The first and second abnormality detection threshold values V1 and V2 configured by a power source having a predetermined voltage value are previously stored in the positive terminal 43b and the negative terminal 44b of the first and second comparators 43 and 44, respectively. Applied.

前記第１、第２コンパレータ４３,４４からの第１、第２パルス出力信号４３Ａ，４４Ａは、第１、第２積分器４５,４６を介して、第１、第２積分出力４５Ａ，４６Ａとしてゲート回路５０に入力されて異常有無確定信号Ｆが出力されるように構成されている。   First and second pulse output signals 43A and 44A from the first and second comparators 43 and 44 are supplied as first and second integration outputs 45A and 46A via first and second integrators 45 and 46, respectively. An abnormality presence / absence determination signal F is input to the gate circuit 50 and output.

前述の構成において、前記レゾルバ励磁信号の異常検出回路２１に異常が発生していない正常時の動作状態について説明する。
図３及び図４はレゾルバ１の各励磁信号２０ａＡ，２０ａＢが正常時の動作について示しており、前記励磁コイル１Ａへの第１、第２励磁信号２０ａＡ，２０ａＢは図４の符号Ａ，Ｂの通りであり、前記加算部４２で加算された各励磁信号２０ａＡ，２０ａＢの加算出力４２Ａは、図４のＣで示されるように、前記第１、第２異常検出閾値Ｖ１，Ｖ２の間に位置している。 The normal operation state in which no abnormality has occurred in the above-described resolver excitation signal abnormality detection circuit 21 will be described.
3 and 4 show the operation when the respective excitation signals 20aA and 20aB of the resolver 1 are normal, and the first and second excitation signals 20aA and 20aB to the excitation coil 1A are indicated by reference numerals A and B in FIG. The addition output 42A of the excitation signals 20aA and 20aB added by the adding unit 42 is positioned between the first and second abnormality detection thresholds V1 and V2, as shown by C in FIG. doing.

従って、前述のように前記各励磁信号２０ａＡ，２０ａＢが正常な状態である場合には、各コンパレータ４３,４４からの各パルス出力信号４３Ａ，４４Ａは図４のＤで示される通りである。
前記各積分器４５,４６からの第１、第２積分出力４５Ａ,４６Ａは図４のＥに示される通りで、ゲート回路５０からの異常有無確定信号Ｆは、図４のＦで示される直線状態であるため、レゾルバ１の励磁信号２０ａの異常のないことが確認できる。尚、前記各積分器４５,４６は、周知の検出時定数を有しており、外部等からのノイズによって誤検出をして誤った立上がりをすることのないように構成されている。
また、各積分出力４５Ａ，４６Ａを用いることで、正常時の誤検出を回避するように校正されている。 Therefore, when the excitation signals 20aA and 20aB are in a normal state as described above, the pulse output signals 43A and 44A from the comparators 43 and 44 are as indicated by D in FIG.
The first and second integration outputs 45A and 46A from the integrators 45 and 46 are as shown in FIG. 4E, and the abnormality presence / absence determination signal F from the gate circuit 50 is a straight line indicated by F in FIG. In this state, it can be confirmed that there is no abnormality in the excitation signal 20a of the resolver 1. Each of the integrators 45 and 46 has a known detection time constant, and is configured so as not to make a false rise due to erroneous detection due to noise from the outside or the like.
In addition, calibration is performed by using each of the integral outputs 45A and 46A so as to avoid erroneous detection during normal operation.

また、図５及び図６で示されるように、一方の励磁信号である、例えば、第２励磁信号２０ａＢが接地して固着した場合、前記第２励磁信号２０ａＢは図６のＢで示されるように、閾値ＴＨ以下となる。
前記加算出力４２Ａは、図６のＣで示されるように、前記第１異常検出閾値Ｖ１で成形される信号となり、第１、第２コンパレータ４３,４４からの第１、第２パルス出力信号４３Ａ，４４Ａは図６のＤで示される通りである。 Further, as shown in FIGS. 5 and 6, when one excitation signal, for example, the second excitation signal 20aB is grounded and fixed, the second excitation signal 20aB is indicated by B in FIG. In addition, the threshold value TH is not more than.
As shown in FIG. 6C, the addition output 42A is a signal formed with the first abnormality detection threshold value V1, and the first and second pulse output signals 43A from the first and second comparators 43 and 44. , 44A are as indicated by D in FIG.

前記第１、第２パルス出力信号４３Ａ，４４Ａは、第１、第２積分器４５,４６に入力されて積分された後に、第１、第２積分出力４５Ａ，４６Ａとして図６のＥに示されるように出力される。
前記第１、第２積分器４５,４６からの第１、第２積分出力４５Ａ，４６Ａは、周知の鋸歯状波状となり、設定された閾値ＴＨ以上となると、前記各積分出力４５Ａ，４６Ａが入力されているゲート回路５０からの前記異常有無確定信号Ｆは、図６のＥにおける閾値ＴＨを越えた時点Ｔでその波形が立上がり、異常有りの状態を検出し、第１、第２励磁信号２０ａＡ，２０ａＢの何れかが異常状態になったことを検出することができる。 The first and second pulse output signals 43A and 44A are input to and integrated with the first and second integrators 45 and 46, and are shown as first and second integration outputs 45A and 46A in FIG. 6E. Will be output.
The first and second integration outputs 45A and 46A from the first and second integrators 45 and 46 have a well-known sawtooth waveform, and the integration outputs 45A and 46A are input when the set threshold value TH is exceeded. The abnormality presence / absence determination signal F from the gate circuit 50, which rises at the time T when the threshold value TH in E of FIG. 6 is exceeded, detects the presence of abnormality, and the first and second excitation signals 20aA. , 20aB can be detected to be in an abnormal state.

次に、前述の本発明によるレゾルバ励磁信号の異常検出装置の要旨とするところは、以下の通りである。
すなわち、レゾルバ／デジタル変換器２０からの２相の第１、第２励磁信号２０ａＡ，２０ａＢを加算した後に入力するための第１、第２コンパレータ４３，４４と、前記第１、第２コンパレータ４３，４４に入力するための第１、第２異常検出閾値Ｖ１,Ｖ２と、前記第１、第２コンパレータ４３，４４からの第１、第２パルス出力信号４３Ａ,４４Ａが入力される第１、第２積分器４５，４６と、前記第１、第２積分器４５，４６からの第１、第２積分出力４５Ａ,４６Ａが入力され異常有無確定信号Ｆを出力するためのゲート回路５０と、を備え、
前記第1、第2積分器４５，４６からの第１、第２積分出力４５Ａ,４６Ａが予め設定された閾値ＴＨ以上となった時、前記異常有無確定信号Ｆが変化し、前記第１、第２励磁信号２０ａＡ，２０ａＢの何れか一方に異常が発生したことを検出する構成としたことを特徴とするレゾルバ励磁信号の異常検出装置及び方法であり、また、
前記各積分器４５，４６は、検出時定数を有していることを特徴とするレゾルバ励磁信号の異常検出装置及び方法である。 Next, the gist of the above-described resolver excitation signal abnormality detection apparatus according to the present invention is as follows.
That is, the first and second comparators 43 and 44 for inputting after adding the two-phase first and second excitation signals 20aA and 20aB from the resolver / digital converter 20, and the first and second comparators 43, respectively. , 44, the first and second abnormality detection thresholds V1, V2 and the first and second pulse output signals 43A, 44A from the first and second comparators 43, 44 are input to the first, A second integrator 45, 46, and a gate circuit 50 for inputting the first and second integration outputs 45A, 46A from the first and second integrators 45, 46 to output an abnormality presence / absence determination signal F; With
When the first and second integration outputs 45A and 46A from the first and second integrators 45 and 46 become equal to or higher than a preset threshold TH, the abnormality presence / absence determination signal F changes, and the first, An apparatus and method for detecting an abnormality of a resolver excitation signal, characterized in that an abnormality has occurred in any one of the second excitation signals 20aA and 20aB, and
Each of the integrators 45 and 46 has a detection time constant, and is an apparatus and method for detecting an abnormality of a resolver excitation signal.

本発明によるレゾルバ励磁信号の異常検出装置及び方法は、レゾルバの故障時に、レゾルバ励磁信号の異常の有無を検出することができ、レゾルバの故障状態を容易に見分けることができる。   The apparatus and method for detecting an abnormality of a resolver excitation signal according to the present invention can detect the presence / absence of an abnormality of a resolver excitation signal when a resolver malfunctions, and can easily identify a resolver malfunction state.

１ レゾルバ
１Ａ 励磁コイル
２０ レゾルバ／デジタル変換器
２０ａ 励磁信号
２０ａＡ 第１励磁信号
２０ａＢ 第２励磁信号
２１ レゾルバ励磁信号の異常検出回路
２１Ａ 検出部
４０,４１ 第１、第２オペアンプ
４２ 加算部
４２Ａ 加算出力
４３,４４ 第１、第２コンパレータ
４３Ａ，４４Ａ 第１、第２パルス出力
４５,４６ 第１、第２積分器
４５Ａ，４６Ａ 第１、第２積分出力
５０ ゲート回路
Ｖ１，Ｖ２ 第１、第２異常検出閾値
ＴＨ 閾値
Ｆ 異常有無確定信号 DESCRIPTION OF SYMBOLS 1 Resolver 1A Excitation coil 20 Resolver / digital converter 20a Excitation signal 20aA 1st excitation signal 20aB 2nd excitation signal 21 Resolver excitation signal abnormality detection circuit 21A Detection part 40,41 1st, 2nd operational amplifier 42 Addition part 42A Addition output 43,44 First and second comparators 43A and 44A First and second pulse outputs 45 and 46 First and second integrators 45A and 46A First and second integrated outputs 50 Gate circuits V1 and V2 First and second Abnormal detection threshold TH threshold F Abnormality presence / absence determination signal

Claims (4)

レゾルバ／デジタル変換器(20)からの２相の第１、第２励磁信号(20aA,20aB)を加算した後に入力するための第１、第２コンパレータ(43,44)と、前記第１、第２コンパレータ(43,44)に入力するための第１、第２異常検出閾値(V1,V2)と、前記第１、第２コンパレータ(43,44)からの第１、第２パルス出力信号(43A,44A)が入力される第１、第２積分器(45,46)と、前記第１、第２積分器(45,46)からの第１、第２積分出力(45A,46A)が入力され異常有無確定信号(F)を出力するためのゲート回路(50)と、を備え、
前記第1、第2積分器(45,46)からの第１、第２積分出力(45A,46A)が予め設定された閾値(TH)以上となった時、前記異常有無確定信号(F)が変化し、前記第１、第２励磁信号(20aA,20aB)の何れか一方に異常が発生したことを検出する構成としたことを特徴とするレゾルバ励磁信号の異常検出装置。 First and second comparators (43, 44) for inputting after adding the two-phase first and second excitation signals (20aA, 20aB) from the resolver / digital converter (20), First and second abnormality detection threshold values (V1, V2) for input to the second comparator (43, 44), and first and second pulse output signals from the first and second comparators (43, 44). First and second integrators (45, 46) to which (43A, 44A) is input, and first and second integration outputs (45A, 46A) from the first and second integrators (45, 46). And a gate circuit (50) for outputting an abnormality presence / absence determination signal (F),
When the first and second integration outputs (45A, 46A) from the first and second integrators (45, 46) are equal to or higher than a preset threshold value (TH), the abnormality presence / absence determination signal (F) An apparatus for detecting an abnormality of a resolver excitation signal, wherein the abnormality is detected in any one of the first and second excitation signals (20aA, 20aB). 前記各積分器(45,46)は、検出時定数を有していることを特徴とする請求項１記載のレゾルバ励磁信号の異常検出装置。   The resolver excitation signal abnormality detection device according to claim 1, wherein each of the integrators (45, 46) has a detection time constant. レゾルバ／デジタル変換器(20)からの２相の第１、第２励磁信号(20aA,20aB)を加算した後に入力するための第１、第２コンパレータ(43,44)と、前記第１、第２コンパレータ(43,44)に入力するための第１、第２異常検出閾値(V1,V2)と、前記第１、第２コンパレータ(43,44)からの第１、第２パルス出力信号(43A,44A)が入力される第１、第２積分器(45,46)と、前記第１、第２積分器(45,46)からの第１、第２積分出力(45A,46A)が入力され異常有無確定信号(F)を出力するためのゲート回路(50)と、を備え、
前記第1、第2積分器(45,46)からの第１、第２積分出力(45A,46A)が予め設定された閾値(TH)以上となった時、前記異常有無確定信号(F)が変化し、前記第１、第２励磁信号(20aA,20aB)の何れか一方に異常が発生したことを検出することを特徴とするレゾルバ励磁信号の異常検出方法。 First and second comparators (43, 44) for inputting after adding the two-phase first and second excitation signals (20aA, 20aB) from the resolver / digital converter (20), First and second abnormality detection threshold values (V1, V2) for input to the second comparator (43, 44), and first and second pulse output signals from the first and second comparators (43, 44). First and second integrators (45, 46) to which (43A, 44A) is input, and first and second integration outputs (45A, 46A) from the first and second integrators (45, 46). And a gate circuit (50) for outputting an abnormality presence / absence determination signal (F),
When the first and second integration outputs (45A, 46A) from the first and second integrators (45, 46) are equal to or higher than a preset threshold value (TH), the abnormality presence / absence determination signal (F) And detecting an abnormality in one of the first and second excitation signals (20aA, 20aB), and detecting an abnormality in the resolver excitation signal. 前記各積分器(45,46)は、検出時定数を有していることを特徴とする請求項３記載のレゾルバ励磁信号の異常検出方法。   The resolver excitation signal abnormality detection method according to claim 3, wherein each of the integrators (45, 46) has a detection time constant.
JP2014144897A 2014-07-15 2014-07-15 Apparatus and method for detecting abnormality of resolver excitation signal Active JP6405512B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2014144897A JP6405512B2 (en) 2014-07-15 2014-07-15 Apparatus and method for detecting abnormality of resolver excitation signal

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2014144897A JP6405512B2 (en) 2014-07-15 2014-07-15 Apparatus and method for detecting abnormality of resolver excitation signal

Publications (2)

Publication Number Publication Date
JP2016020856A true JP2016020856A (en) 2016-02-04
JP6405512B2 JP6405512B2 (en) 2018-10-17

Family

ID=55265771

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2014144897A Active JP6405512B2 (en) 2014-07-15 2014-07-15 Apparatus and method for detecting abnormality of resolver excitation signal

Country Status (1)

Country Link
JP (1) JP6405512B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2018163000A (en) * 2017-03-24 2018-10-18 日立オートモティブシステムズ株式会社 Rotation angle detector
JP2020046376A (en) * 2018-09-21 2020-03-26 日立オートモティブシステムズ株式会社 Rotation angle detector

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01307620A (en) * 1988-06-07 1989-12-12 Toshiba Corp Detecting circuit for abnormality of pulse encoder
JPH0833379A (en) * 1994-07-12 1996-02-02 Aisin Aw Co Ltd Apparatus and method for detecting abnormality of rotor-position detection means as well as motor controller
JP2008122216A (en) * 2006-11-13 2008-05-29 Tamagawa Seiki Co Ltd Abnormality detecting device of r/d conversion function
JP2008164560A (en) * 2007-01-04 2008-07-17 Japan Aviation Electronics Industry Ltd Short detecting circuit, rd converter and digital angle detector

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01307620A (en) * 1988-06-07 1989-12-12 Toshiba Corp Detecting circuit for abnormality of pulse encoder
JPH0833379A (en) * 1994-07-12 1996-02-02 Aisin Aw Co Ltd Apparatus and method for detecting abnormality of rotor-position detection means as well as motor controller
JP2008122216A (en) * 2006-11-13 2008-05-29 Tamagawa Seiki Co Ltd Abnormality detecting device of r/d conversion function
JP2008164560A (en) * 2007-01-04 2008-07-17 Japan Aviation Electronics Industry Ltd Short detecting circuit, rd converter and digital angle detector

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2018163000A (en) * 2017-03-24 2018-10-18 日立オートモティブシステムズ株式会社 Rotation angle detector
JP2020046376A (en) * 2018-09-21 2020-03-26 日立オートモティブシステムズ株式会社 Rotation angle detector

Also Published As

Publication number Publication date
JP6405512B2 (en) 2018-10-17

Similar Documents

Publication Publication Date Title
US10530383B2 (en) Semiconductor device
JP4835606B2 (en) Rotating body phase / speed detector
Tsytovich et al. Adaptive interval-code integrating synchronization of control systems for power converters
JP6405512B2 (en) Apparatus and method for detecting abnormality of resolver excitation signal
JP2019002733A (en) Encoder having function to adjust comparator threshold and method for controlling encoder
JP2014215114A (en) Pulse signal output circuit
JP6413102B2 (en) Optical encoder
JP2006078392A (en) Fault detection method for resolver signal
JP2008298745A (en) Rotation detecting device using resolver
JP5540183B2 (en) Method for synchronous detection of amplitude modulation signal and rotation signal processor
JP5481631B2 (en) Absolute encoder and its position data output method
JP6405506B2 (en) Incremental signal abnormality detection method and apparatus for absolute encoder
JP6743110B2 (en) Sine wave signal disconnection detector
JP5881775B2 (en) Power converter
JP2005337893A (en) Rotation angle detection device
JP2016033476A (en) Non-contact rotation angle sensor
JP2015028428A (en) Absolute encoder
JP2016023941A (en) Amplitude automatic adjustment method of resolver signal
JP5587695B2 (en) Encoder with noise state detection function
JP2013156062A (en) Optical encoder
KR101931440B1 (en) Phase correction circuit having low-area for rotary variable differential transformer
JP6848222B2 (en) Speed sensor interface circuit
JP2017207382A (en) Electronic controller
KR100561402B1 (en) Apparatus and method for generating a position information using an analog encoder
JP6623857B2 (en) Speed detector

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20170227

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20171115

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20180109

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180305

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20180814

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20180815

R150 Certificate of patent or registration of utility model

Ref document number: 6405512

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250