JP2009108339A - 半導体装置およびその製造方法 - Google Patents
半導体装置およびその製造方法 Download PDFInfo
- Publication number
- JP2009108339A JP2009108339A JP2007278437A JP2007278437A JP2009108339A JP 2009108339 A JP2009108339 A JP 2009108339A JP 2007278437 A JP2007278437 A JP 2007278437A JP 2007278437 A JP2007278437 A JP 2007278437A JP 2009108339 A JP2009108339 A JP 2009108339A
- Authority
- JP
- Japan
- Prior art keywords
- plating film
- plane
- lead
- semiconductor device
- tin
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- XDTMQSROBMDMFD-UHFFFAOYSA-N C1CCCCC1 Chemical compound C1CCCCC1 XDTMQSROBMDMFD-UHFFFAOYSA-N 0.000 description 1
- GDOPTJXRTPNYNR-UHFFFAOYSA-N CC1CCCC1 Chemical compound CC1CCCC1 GDOPTJXRTPNYNR-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49579—Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
- H01L23/49582—Metallic layers on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45139—Silver (Ag) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
- H01L2224/7825—Means for applying energy, e.g. heating means
- H01L2224/783—Means for applying energy, e.g. heating means by means of pressure
- H01L2224/78301—Capillary
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Electroplating Methods And Accessories (AREA)
- Lead Frames For Integrated Circuits (AREA)
- Wire Bonding (AREA)
Abstract
【解決手段】リードの表面上に形成されるめっき膜において、めっき膜を構成する錫の面方位のうち特定の面方位がリードの表面に並行するようにめっき膜を形成する。具体的には、錫の(001)面がリードの表面に並行するようにめっき膜を構成する。これにより、リードを構成する銅の線膨張係数よりもめっき膜を構成する錫の線膨張係数を小さくすることができる。
【選択図】図8
Description
錫めっき膜の結晶構造を測定し、この測定結果とFEMモデルを結合させて解析する技術は、錫めっき膜に発生するウィスカーを検討するうえで重要な指標となりうるとしている。
IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING ,pp265-pp273,VOL.29,NO.4,OCTOBER 2006
図1は、本実施の形態1における半導体装置の外観を示す斜視図である。本実施の形態1における半導体装置のパッケージ形態は、QFP(Quad Flat Package)である。図1に示すように、本実施の形態1における半導体装置1は、直方体の形状をした樹脂(封止体)2で覆われており、この樹脂2の四側面からリード3が突出している。リード3は、L字型に曲げられた構造をしている。
本実施の形態2では、リードの表面上に形成するめっき膜を多層構造にする例について説明する。図22は、本実施の形態2における半導体装置において、リード3上に形成されているめっき膜の構成を示す断面図である。図22において、リード3の表面上には金膜11が形成されており、この金膜11上に錫を主材料とするめっき膜10が形成されている。このめっき膜10が1層目のめっき膜となり、めっき膜10上に、さらに、錫を主材料とするめっき膜15が形成されている。このように本実施の形態2では、金膜11上にめっき膜10とめっき膜15よりなる多層膜が形成されている。
2 樹脂
3 リード
3a アウターリード
3b インナーリード
4 タブ
5 半導体チップ
5a ボンディングパッド
6 ワイヤ
10 めっき膜
11 金膜
12 金原子
13 錫原子
15 めっき膜
20 半導体ウェハ
20a 半導体チップ
21 ブレード
22 リードフレーム
23 ワイヤ
24 樹脂
25 半導体装置
26 リード
a 結晶軸
b 結晶軸
c 結晶軸
L 間隔
P 間隔
Claims (14)
- (a)半導体チップと、
(b)前記半導体チップと電気的に接続された、銅を主材料とする複数のリードと、
(c)前記複数のリードのそれぞれの表面に形成されためっき膜であって、錫を主材料とし、かつ、鉛を含有しない前記めっき膜と、
(d)前記半導体チップを封止する封止体とを備え、
前記封止体から前記複数のリードのそれぞれの一部が露出する半導体装置であって、
前記めっき膜の面内方向の線膨張係数が、前記銅の線膨張係数よりも小さいことを特徴とする半導体装置。 - 請求項1記載の半導体装置であって、
前記めっき膜を構成する前記錫は、複数の結晶粒を有する多結晶であり、
前記複数の結晶粒の中には、(001)面が前記めっき膜の表面に並行となる結晶粒が含まれていることを特徴とする半導体装置。 - 請求項2記載の半導体装置であって、
前記めっき膜の体積中、(hkl)面が前記めっき膜の表面と並行である結晶粒が占める割合をx(hkl)、(hkl)面が前記めっき膜の表面と並行である結晶粒の前記めっき膜の面内方向における線膨張係数の平均値をα(hkl)とするとき、x(h1k1l1)×α(h1k1l1)+x(h2k2l2)×α(h2k2l2)+・・・+x(hnknln)×α(hnknln)≦17.2×10−6(ただし、x(h1k1l1)+x(h2k2l2)+・・・+x(hnknln)=1)を満たすことを特徴とする半導体装置。 - 請求項2記載の半導体装置であって、
前記複数のリードと前記めっき膜の間には金膜が形成されていることを特徴とする半導体装置。 - 請求項4記載の半導体装置であって、
前記金膜は、(001)面が前記めっき膜の表面と並行するように形成されていることを特徴とする半導体装置。 - 請求項1記載の半導体装置であって、
前記めっき膜に対してX線回折を使用することにより結晶構造を解析すると、X線回折による強度ピークは結晶面間隔の値が0.16nmから0.18nmの間に現れることを特徴とする半導体装置。 - 請求項6記載の半導体装置であって、
結晶面間隔の値が0.16nmから0.18nmの間に現れる強度ピークは、最も高いピークであることを特徴とする半導体装置。 - (a)半導体チップと、
(b)前記半導体チップと電気的に接続された、銅を主材料とする複数のリードと、
(c)前記複数のリードのそれぞれの表面に形成されためっき膜であって、錫を主材料とし、かつ、鉛を含有しない前記めっき膜と、
(d)前記半導体チップを封止する封止体とを備え、
前記封止体から前記複数のリードのそれぞれの一部が露出する半導体装置であって、
前記めっき膜は、面内方向の線膨張係数が、前記銅の線膨張係数よりも小さい膜を含むことを特徴とする半導体装置。 - 請求項8記載の半導体装置であって、
前記めっき膜に含まれ、面内方向の線膨張係数が前記銅の線膨張係数よりも小さい膜は、前記複数のリードのそれぞれと直接接触していることを特徴とする半導体装置。 - (a)銅を主材料とするリードフレームを用意する工程と、
(b)前記リードフレームに形成されている複数のリードの表面に、錫を主材料とし、かつ、鉛を含有しないめっき膜を形成する工程と、
(c)前記リードフレームのタブ上に半導体チップを搭載する工程と、
(d)前記半導体チップと、前記リードフレームに形成されている前記複数のリードとをワイヤで接続する工程と、
(e)前記半導体チップを封止して封止体を形成する工程と、
(f)前記リードフレームを切断して前記封止体を個片化する工程とを備え、
前記めっき膜の面内方向の線膨張係数が、前記複数のリードを構成する前記銅の線膨張係数よりも小さくなるように前記めっき膜を形成することを特徴とする半導体装置の製造方法。 - 請求項10記載の半導体装置の製造方法であって、
前記めっき膜を構成する前記錫は、複数の結晶粒を有する多結晶であり、
前記複数の結晶粒の中に、(001)面が前記めっき膜の表面に並行となる結晶粒が含まれるように前記めっき膜を形成することを特徴とする半導体装置の製造方法。 - 請求項11記載の半導体装置の製造方法であって、
前記めっき膜の体積中、(hkl)面が前記めっき膜の表面と並行である結晶粒が占める割合をx(hkl)、(hkl)面が前記めっき膜の表面と並行である結晶粒の前記めっき膜の面内方向における線膨張係数の平均値をα(hkl)とするとき、x(h1k1l1)×α(h1k1l1)+x(h2k2l2)×α(h2k2l2)+・・・+x(hnknln)×α(hnknln)≦17.2×10−6(ただし、x(h1k1l1)+x(h2k2l2)+・・・+x(hnknln)=1)を満たすような前記めっき膜を形成することを特徴とする半導体装置の製造方法。 - 請求項10記載の半導体装置の製造方法であって、
前記(b)工程は、
(b1)前記リードフレームに形成されている前記複数のリードの表面に、金膜を形成する工程と、
(b2)前記(b1)工程後、前記金膜上に、錫を主材料とし、かつ、鉛を含有しない前記めっき膜を形成する工程とを有することを特徴とする半導体装置の製造方法。 - 請求項13記載の半導体装置の製造方法であって、
前記(b1)工程は、前記金膜を(001)面が前記めっき膜の表面と並行するような条件で形成することを特徴とする半導体装置の製造方法。
Priority Applications (8)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007278437A JP2009108339A (ja) | 2007-10-26 | 2007-10-26 | 半導体装置およびその製造方法 |
KR1020080101581A KR20090042716A (ko) | 2007-10-26 | 2008-10-16 | 반도체 장치 및 그 제조 방법 |
TW097140188A TW200931620A (en) | 2007-10-26 | 2008-10-20 | Semiconductor device and its fabrication process |
CNA2008101690884A CN101419958A (zh) | 2007-10-26 | 2008-10-20 | 半导体器件及其制造方法 |
US12/257,790 US20090108420A1 (en) | 2007-10-26 | 2008-10-24 | Semiconductor device and its fabrication process |
EP08253481A EP2053656B1 (en) | 2007-10-26 | 2008-10-24 | Semiconductor device and its fabrication process |
AT08253481T ATE523896T1 (de) | 2007-10-26 | 2008-10-24 | Halbleitervorrichtung und herstellungsverfahren |
EP11174039A EP2385550A1 (en) | 2007-10-26 | 2008-10-24 | Semiconductor device and its fabrication process |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007278437A JP2009108339A (ja) | 2007-10-26 | 2007-10-26 | 半導体装置およびその製造方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2009108339A true JP2009108339A (ja) | 2009-05-21 |
Family
ID=40239698
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2007278437A Pending JP2009108339A (ja) | 2007-10-26 | 2007-10-26 | 半導体装置およびその製造方法 |
Country Status (7)
Country | Link |
---|---|
US (1) | US20090108420A1 (ja) |
EP (2) | EP2385550A1 (ja) |
JP (1) | JP2009108339A (ja) |
KR (1) | KR20090042716A (ja) |
CN (1) | CN101419958A (ja) |
AT (1) | ATE523896T1 (ja) |
TW (1) | TW200931620A (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011527100A (ja) * | 2008-06-30 | 2011-10-20 | アギア システムズ インコーポレーテッド | 金属フィルム上の成長形成物の防止または軽減 |
JP2013206898A (ja) * | 2012-03-27 | 2013-10-07 | Tdk Corp | チップ型電子部品 |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2010283303A (ja) * | 2009-06-08 | 2010-12-16 | Renesas Electronics Corp | 半導体装置及びその製造方法 |
JP5419275B2 (ja) * | 2009-11-30 | 2014-02-19 | Jx日鉱日石金属株式会社 | リフローSnめっき部材 |
US9349679B2 (en) * | 2010-08-31 | 2016-05-24 | Utac Thai Limited | Singulation method for semiconductor package with plating on side of connectors |
CN103187382B (zh) * | 2011-12-27 | 2015-12-16 | 万国半导体(开曼)股份有限公司 | 应用在功率半导体元器件中的铝合金引线框架 |
US20140377915A1 (en) * | 2013-06-20 | 2014-12-25 | Infineon Technologies Ag | Pre-mold for a magnet semiconductor assembly group and method of producing the same |
CN110265376A (zh) | 2018-03-12 | 2019-09-20 | 意法半导体股份有限公司 | 引线框架表面精整 |
US11735512B2 (en) | 2018-12-31 | 2023-08-22 | Stmicroelectronics International N.V. | Leadframe with a metal oxide coating and method of forming the same |
JP6733940B1 (ja) * | 2019-03-22 | 2020-08-05 | 大口マテリアル株式会社 | リードフレーム |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH08125080A (ja) * | 1994-10-27 | 1996-05-17 | Kyocera Corp | 半導体装置及びその製造方法 |
JP2001015666A (ja) * | 1999-06-30 | 2001-01-19 | Sony Corp | 半導体装置及びその製造方法 |
WO2006134665A1 (ja) * | 2005-06-17 | 2006-12-21 | Fujitsu Limited | 錫を主成分とする皮膜が形成された部材、皮膜形成方法、及びはんだ処理方法 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5614328A (en) * | 1995-01-19 | 1997-03-25 | The Furukawa Electric Co. Ltd. | Reflow-plated member and a manufacturing method therefor |
US6087714A (en) * | 1998-04-27 | 2000-07-11 | Matsushita Electric Industrial Co., Ltd. | Semiconductor devices having tin-based solder film containing no lead and process for producing the devices |
JP3402228B2 (ja) * | 1998-11-26 | 2003-05-06 | 松下電器産業株式会社 | 鉛を含まない錫ベース半田皮膜を有する半導体装置 |
JP4016637B2 (ja) * | 2001-10-24 | 2007-12-05 | 松下電器産業株式会社 | 錫−銀合金めっき皮膜を有する電子部品用リードフレーム及びその製造方法 |
US6860981B2 (en) * | 2002-04-30 | 2005-03-01 | Technic, Inc. | Minimizing whisker growth in tin electrodeposits |
JP4367149B2 (ja) * | 2004-01-30 | 2009-11-18 | 日立電線株式会社 | フラットケーブル用導体及びその製造方法並びにフラットケーブル |
US7488408B2 (en) * | 2004-07-20 | 2009-02-10 | Panasonic Corporation | Tin-plated film and method for producing the same |
US7215014B2 (en) * | 2004-07-29 | 2007-05-08 | Freescale Semiconductor, Inc. | Solderable metal finish for integrated circuit package leads and method for forming |
US20070287022A1 (en) * | 2006-06-07 | 2007-12-13 | Honeywell International, Inc. | Intumescent paint coatings for inhibiting tin whisker growth and methods of making and using the same |
-
2007
- 2007-10-26 JP JP2007278437A patent/JP2009108339A/ja active Pending
-
2008
- 2008-10-16 KR KR1020080101581A patent/KR20090042716A/ko not_active Application Discontinuation
- 2008-10-20 TW TW097140188A patent/TW200931620A/zh unknown
- 2008-10-20 CN CNA2008101690884A patent/CN101419958A/zh active Pending
- 2008-10-24 AT AT08253481T patent/ATE523896T1/de not_active IP Right Cessation
- 2008-10-24 EP EP11174039A patent/EP2385550A1/en not_active Withdrawn
- 2008-10-24 US US12/257,790 patent/US20090108420A1/en not_active Abandoned
- 2008-10-24 EP EP08253481A patent/EP2053656B1/en not_active Not-in-force
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH08125080A (ja) * | 1994-10-27 | 1996-05-17 | Kyocera Corp | 半導体装置及びその製造方法 |
JP2001015666A (ja) * | 1999-06-30 | 2001-01-19 | Sony Corp | 半導体装置及びその製造方法 |
WO2006134665A1 (ja) * | 2005-06-17 | 2006-12-21 | Fujitsu Limited | 錫を主成分とする皮膜が形成された部材、皮膜形成方法、及びはんだ処理方法 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011527100A (ja) * | 2008-06-30 | 2011-10-20 | アギア システムズ インコーポレーテッド | 金属フィルム上の成長形成物の防止または軽減 |
JP2013206898A (ja) * | 2012-03-27 | 2013-10-07 | Tdk Corp | チップ型電子部品 |
Also Published As
Publication number | Publication date |
---|---|
ATE523896T1 (de) | 2011-09-15 |
CN101419958A (zh) | 2009-04-29 |
TW200931620A (en) | 2009-07-16 |
US20090108420A1 (en) | 2009-04-30 |
EP2053656A3 (en) | 2010-05-05 |
EP2053656A2 (en) | 2009-04-29 |
EP2385550A1 (en) | 2011-11-09 |
EP2053656B1 (en) | 2011-09-07 |
KR20090042716A (ko) | 2009-04-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2009108339A (ja) | 半導体装置およびその製造方法 | |
US8188579B1 (en) | Semiconductor device including leadframe having power bars and increased I/O | |
US20160155710A1 (en) | Method of manufacturing semiconductor device and semiconductor device | |
US10347589B2 (en) | Semiconductor substrate having stress-absorbing surface layer | |
US6376905B2 (en) | Semiconductor package | |
JP2008130701A (ja) | 配線基板とそれを用いた半導体装置及び半導体装置の製造方法 | |
JP2013239740A (ja) | 半導体装置 | |
JPH11135679A (ja) | 電子装置および半導体パッケージ | |
US20110309483A1 (en) | Semiconductor Device | |
US8319330B2 (en) | Semiconductor package having exterior plating films formed over surfaces of outer leads | |
JP4719424B2 (ja) | パッド | |
JP5341679B2 (ja) | 半導体装置 | |
US20220208660A1 (en) | Electronic package with surface contact wire extensions | |
JPH03191560A (ja) | 樹脂封止型半導体装置 | |
US10861813B2 (en) | Semiconductor chip stack and method for manufacturing semiconductor chip stack | |
JP2006237510A (ja) | 半導体装置 | |
JP2020112398A (ja) | 半導体装置の製造方法およびソケット | |
JP2008235557A (ja) | リードフレームおよび半導体装置 | |
US20230369179A1 (en) | Semiconductor device | |
JPWO2005087980A1 (ja) | 半導体装置、半導体装置の製造方法および配線基板の製造方法 | |
Parekh et al. | Package related failure mechanisms in plastic BGA packages used for ASIC devices | |
JPH11265971A (ja) | Tsop型半導体装置 | |
JPS62143447A (ja) | 配線フイルムおよびそれを用いた半導体装置 | |
Lim et al. | Embedded Leadless Chip Carrier | |
JPS62213145A (ja) | 半導体装置用リ−ドフレ−ム |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20100518 |
|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A712 Effective date: 20100528 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20120229 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120313 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20120710 |