JP2008078684A5 - - Google Patents

Download PDF

Info

Publication number
JP2008078684A5
JP2008078684A5 JP2007318155A JP2007318155A JP2008078684A5 JP 2008078684 A5 JP2008078684 A5 JP 2008078684A5 JP 2007318155 A JP2007318155 A JP 2007318155A JP 2007318155 A JP2007318155 A JP 2007318155A JP 2008078684 A5 JP2008078684 A5 JP 2008078684A5
Authority
JP
Japan
Prior art keywords
gan
layer
forming
crystal defects
gan layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2007318155A
Other languages
Japanese (ja)
Other versions
JP2008078684A (en
JP4760821B2 (en
Filing date
Publication date
Application filed filed Critical
Priority to JP2007318155A priority Critical patent/JP4760821B2/en
Priority claimed from JP2007318155A external-priority patent/JP4760821B2/en
Publication of JP2008078684A publication Critical patent/JP2008078684A/en
Publication of JP2008078684A5 publication Critical patent/JP2008078684A5/ja
Application granted granted Critical
Publication of JP4760821B2 publication Critical patent/JP4760821B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Claims (8)

シリコン基板の(111)面の表面上に、<−1−12>軸方向に平行な複数のマスクを選択的に形成する工程と、前記シリコン基板上に、表面がファセット面を持ちその断面が三角形状となる第1のGaN層を形成する工程と、前記第1のGaN層上に、表面が(0001)面となる第2のGaN層を形成する工程と、前記シリコン基板を除去する工程と、を備え、A step of selectively forming a plurality of masks parallel to the <-1-12> axis direction on the surface of the (111) surface of the silicon substrate; and a cross-section of the surface of the silicon substrate having a facet surface Forming a triangular first GaN layer; forming a second GaN layer having a (0001) surface on the first GaN layer; and removing the silicon substrate. And comprising
前記マスク上の前記第2のGaN層には結晶欠陥が相対的に多い領域が形成されるとともに、前記マスク間の前記第2のGaN層には結晶欠陥が相対的に少ない領域が形成され、<11−20>軸方向の格子定数は(0001)面内で等方的でない、GaN基板の製造方法。A region with relatively large crystal defects is formed in the second GaN layer on the mask, and a region with relatively few crystal defects is formed in the second GaN layer between the masks, <11-20> A method for producing a GaN substrate, wherein the lattice constant in the axial direction is not isotropic in the (0001) plane.
サファイア基板の表面上に、主面が(0001)面である第1のGaN層を形成する工程と、前記第1のGaN層の上に、<1―100>軸方向に平行な複数のマスクを形成する工程と、前記第1のGaN層上および前記マスク上に、その表面が(0001)面、かつその側面が{11−20}面となる第2のGaN層を形成する工程と、前記サファイア基板を除去する工程と、を備え、Forming a first GaN layer whose principal surface is a (0001) plane on the surface of the sapphire substrate, and a plurality of masks parallel to the <1-100> axial direction on the first GaN layer; Forming a second GaN layer having a (0001) plane and a {11-20} side surface on the first GaN layer and the mask; Removing the sapphire substrate,
前記マスク上の前記第2のGaN層は結晶欠陥が相対的に少ない領域が形成されるとともに、前記マスク間の前記第2のGaN層は結晶欠陥が相対的に多い領域が形成され、<11−20>軸方向の格子定数は(0001)面内で等方的でない、GaN基板の製造方法。The second GaN layer on the mask is formed with a region having relatively few crystal defects, and the second GaN layer between the masks is formed with a region having relatively many crystal defects, <11 -20> A method for manufacturing a GaN substrate, wherein the lattice constant in the axial direction is not isotropic in the (0001) plane.
前記結晶欠陥が少ない領域に対する前記結晶欠陥が多い領域の結晶欠陥は、その比が100倍以上である、請求項2に記載のGaN基板の製造方法。The method for manufacturing a GaN substrate according to claim 2, wherein the ratio of the crystal defects in the region with many crystal defects to the region with few crystal defects is 100 times or more. 請求項1または2に記載の方法により製造されたGaN基板上に、第1導電型のクラッド層と、活性層と、第2導電型のキャップ層とを形成する工程を備えた、発光ダイオードの製造方法。A light-emitting diode comprising a step of forming a first conductivity type cladding layer, an active layer, and a second conductivity type cap layer on a GaN substrate manufactured by the method according to claim 1. Production method. 請求項1または2に記載の方法により製造されたGaN基板の相対的に結晶欠陥が少ない領域表面上に、リッジストライプ状の第1導電型のクラッド層と、活性層と、第2導電型のクラッド層とを形成する工程を備え、前記活性層には等方的でない歪が加わっている、半導体レーザの製造方法。A GaN stripe-shaped first conductivity type cladding layer, an active layer, and a second conductivity type on a surface of a region having relatively few crystal defects of the GaN substrate manufactured by the method according to claim 1 or 2. A method of manufacturing a semiconductor laser, comprising a step of forming a cladding layer, wherein the active layer is subjected to non-isotropic strain. 前記GaN基板の{1−100}面を用いたへき開により、共振器端面を形成する、請求項5に記載の半導体レーザの製造方法。6. The method of manufacturing a semiconductor laser according to claim 5, wherein the cavity end face is formed by cleaving using the {1-100} face of the GaN substrate. GaN基板の(0001)面の表面上に、<1−100>軸方向に平行な複数のリセス部と、前記リセス部にはさまれた領域からなる複数のストライプ状の凸部とを形成する工程と、前記凸部表面には成長するが、前記リセス部表面には成長しない選択横方向成長を行うことにより、上面が(0001)面、側面が{11−20}面から形成されるGaN層を形成する工程と、を備え、On the surface of the (0001) plane of the GaN substrate, a plurality of recess portions parallel to the <1-100> axial direction and a plurality of stripe-shaped convex portions composed of regions sandwiched between the recess portions are formed. GaN having a top surface formed of a (0001) plane and a side surface of a {11-20} plane by performing selective lateral growth that grows on the convex surface but not on the recess surface. Forming a layer, and
前記凸部上の前記GaN層には結晶欠陥が相対的に多い領域が形成されるとともに、前記リセス部上の前記GaN層には結晶欠陥が相対的に少ない領域が形成され、<11−20>軸方向の格子定数は(0001)面内で等方的でない、GaN層の形成方法。A region with relatively many crystal defects is formed in the GaN layer on the convex portion, and a region with relatively few crystal defects is formed in the GaN layer on the recess portion, and <11-20 A method for forming a GaN layer, wherein the lattice constant in the axial direction is not isotropic in the (0001) plane.
請求項7に記載の方法により形成したGaN層上に、第1導電型のクラッド層と、活性層と、第2導電型のクラッド層とを形成する工程を備えた、半導体レーザの製造方法。A method of manufacturing a semiconductor laser, comprising a step of forming a first conductivity type cladding layer, an active layer, and a second conductivity type cladding layer on a GaN layer formed by the method according to claim 7.
JP2007318155A 2007-12-10 2007-12-10 Manufacturing method of semiconductor device Expired - Fee Related JP4760821B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007318155A JP4760821B2 (en) 2007-12-10 2007-12-10 Manufacturing method of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007318155A JP4760821B2 (en) 2007-12-10 2007-12-10 Manufacturing method of semiconductor device

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2002331901A Division JP2004165550A (en) 2002-11-15 2002-11-15 Nitride semiconductor element

Publications (3)

Publication Number Publication Date
JP2008078684A JP2008078684A (en) 2008-04-03
JP2008078684A5 true JP2008078684A5 (en) 2009-07-30
JP4760821B2 JP4760821B2 (en) 2011-08-31

Family

ID=39350350

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007318155A Expired - Fee Related JP4760821B2 (en) 2007-12-10 2007-12-10 Manufacturing method of semiconductor device

Country Status (1)

Country Link
JP (1) JP4760821B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2743981A1 (en) * 2009-10-30 2014-06-18 Imec Method of manufacturing an integrated semiconductor substrate structure
JP2015018840A (en) 2013-07-08 2015-01-29 株式会社東芝 Semiconductor light-emitting element

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2828002B2 (en) * 1995-01-19 1998-11-25 松下電器産業株式会社 Semiconductor light emitting device and method of manufacturing the same
JP3651260B2 (en) * 1997-10-01 2005-05-25 日亜化学工業株式会社 Nitride semiconductor device

Similar Documents

Publication Publication Date Title
JP4471726B2 (en) Method for producing single crystal sapphire substrate
JP2009123717A5 (en)
JP2009283807A (en) Structure including nitride semiconductor layer, composite substrate including nitride semiconductor layer, and method for manufacturing them
TW201225171A (en) Method of manufacturing a semiconductor device
TWI582825B (en) High quality devices growth on pixelated patterned templates
TWI598288B (en) Epitaxial structure
TWI483893B (en) Epitaxial base
KR20120004159A (en) Substrate structure and method of manufacturing the same
US9312427B2 (en) Semiconductor structure and method for forming the same
TWI553907B (en) Method for making epitaxial base
JP7000163B2 (en) A method that makes it possible to obtain a semi-polar layer of a nitride obtained by using at least one of the following materials: gallium (Ga), indium (In), and aluminum (Al) on a crystalline substrate.
JP5148729B2 (en) Method of manufacturing nitride semiconductor device
JP5906108B2 (en) Photonic crystal manufacturing method and surface emitting laser manufacturing method
JP2009038377A (en) Iii-nitride semiconductor light emitting device
JP2008078684A5 (en)
JP4283840B2 (en) Method for producing group III nitride semiconductor
JP2007194450A (en) Semiconductor device, and method of manufacturing same
KR101357271B1 (en) Patterned substrate for epitaxially growing semiconductor material, and method for patterning a substrate
KR101392366B1 (en) Method for manufacturing nitride light emitting diode
JP2009184860A (en) Substrate and epitaxial wafer
KR20090020215A (en) Semiconductor liggt emitting device and method of manufacturing the same
TWI386981B (en) Nitride semiconductor structure and method for manufacturing the same
JP2019036662A (en) Manufacturing method for light-emitting element
JP2003174228A (en) Method for manufacturing nitride semiconductor laser device and nitride semiconductor laser device
TWI513036B (en) Single photon source and method for making the same