JP2006128638A5 - - Google Patents

Download PDF

Info

Publication number
JP2006128638A5
JP2006128638A5 JP2005269420A JP2005269420A JP2006128638A5 JP 2006128638 A5 JP2006128638 A5 JP 2006128638A5 JP 2005269420 A JP2005269420 A JP 2005269420A JP 2005269420 A JP2005269420 A JP 2005269420A JP 2006128638 A5 JP2006128638 A5 JP 2006128638A5
Authority
JP
Japan
Prior art keywords
insulating film
forming
interlayer insulating
vol
less
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2005269420A
Other languages
Japanese (ja)
Other versions
JP2006128638A (en
JP5008288B2 (en
Filing date
Publication date
Application filed filed Critical
Priority to JP2005269420A priority Critical patent/JP5008288B2/en
Priority claimed from JP2005269420A external-priority patent/JP5008288B2/en
Publication of JP2006128638A publication Critical patent/JP2006128638A/en
Publication of JP2006128638A5 publication Critical patent/JP2006128638A5/ja
Application granted granted Critical
Publication of JP5008288B2 publication Critical patent/JP5008288B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Claims (11)

絶縁基板上に、ソース領域、ドレイン領域、及びチャネル形成領域を有する半導体層と、ゲート絶縁膜と、ゲート電極と、を有する薄膜トランジスタを形成し、
前記ゲート絶縁膜及び前記ゲート電極上に第1の層間絶縁膜を形成し、
前記第1の層間絶縁膜に第1のコンタクトホールを形成し、
前記第1の層間絶縁膜上に前記第1のコンタクトホールを介して前記ソース領域または前記ドレイン領域に電気的に接続する配線を形成し、
前記第1の層間絶縁膜及び前記配線上にシロキサンポリマーを含有する樹脂を塗布した後、不活性ガスを主成分とし、酸素の濃度が5vol%以下且つ水の濃度が1vol%以下の雰囲気で前記樹脂を加熱処理して第2の層間絶縁膜を形成し、
前記第2の層間絶縁膜に第2のコンタクトホールを形成し、
前記第2の層間絶縁膜上に前記第2のコンタクトホールを介して前記配線に電気的に接続する電極を形成することを特徴とする半導体装置の作製方法。
A thin film transistor including a semiconductor layer having a source region, a drain region, and a channel formation region, a gate insulating film, and a gate electrode is formed over an insulating substrate.
Forming a first interlayer insulating film on the gate insulating film and the gate electrode;
Forming a first contact hole in the first interlayer insulating film;
Forming a wiring electrically connected to the source region or the drain region through the first contact hole on the first interlayer insulating film;
After applying a resin containing a siloxane polymer on the first interlayer insulating film and the wiring, the main component is an inert gas, and the oxygen concentration is 5 vol% or less and the water concentration is 1 vol% or less. The resin is heat-treated to form a second interlayer insulating film,
Forming a second contact hole in the second interlayer insulating film;
A method for manufacturing a semiconductor device, comprising: forming an electrode electrically connected to the wiring through the second contact hole over the second interlayer insulating film.
絶縁基板上に、ソース領域、ドレイン領域、及びチャネル形成領域を有する半導体層と、ゲート絶縁膜と、ゲート電極と、を有する薄膜トランジスタを形成し、
前記ゲート絶縁膜及び前記ゲート電極上に第1の層間絶縁膜を形成し、
前記第1の層間絶縁膜に第1のコンタクトホールを形成し、
前記第1の層間絶縁膜上に前記第1のコンタクトホールを介して前記ソース領域または前記ドレイン領域に電気的に接続する配線を形成し、
前記第1の層間絶縁膜及び前記配線上にシロキサンポリマーを含有する樹脂を塗布した後、不活性ガスを主成分とし、酸素の濃度が5vol%以下且つ水の濃度が1vol%以下の雰囲気で前記樹脂を加熱処理して第2の層間絶縁膜を形成し、
前記第2の層間絶縁膜に第2のコンタクトホールを形成し、
前記第2の層間絶縁膜上に前記第2のコンタクトホールを介して前記配線に電気的に接続する電極を形成した後、不活性ガスを主成分とし、酸素の濃度が5vol%以下且つ水の濃度が1vol%以下の雰囲気で前記樹脂を加熱処理することを特徴とする半導体装置の作製方法。
A thin film transistor including a semiconductor layer having a source region, a drain region, and a channel formation region, a gate insulating film, and a gate electrode is formed over an insulating substrate.
Forming a first interlayer insulating film on the gate insulating film and the gate electrode;
Forming a first contact hole in the first interlayer insulating film;
Forming a wiring electrically connected to the source region or the drain region through the first contact hole on the first interlayer insulating film;
After applying a resin containing a siloxane polymer on the first interlayer insulating film and the wiring, the main component is an inert gas, and the oxygen concentration is 5 vol% or less and the water concentration is 1 vol% or less. The resin is heat-treated to form a second interlayer insulating film,
Forming a second contact hole in the second interlayer insulating film;
After an electrode electrically connected to the wiring through the second contact hole is formed on the second interlayer insulating film, an inert gas is a main component, the oxygen concentration is 5 vol% or less, and water A method for manufacturing a semiconductor device, wherein the resin is heat-treated in an atmosphere having a concentration of 1 vol% or less.
絶縁基板上に、ソース領域、ドレイン領域、及びチャネル形成領域を有する半導体層と、ゲート絶縁膜と、ゲート電極と、を有する薄膜トランジスタを形成し、
前記ゲート絶縁膜及び前記ゲート電極上に第1の層間絶縁膜を形成し、
前記第1の層間絶縁膜に第1のコンタクトホールを形成し、
前記第1の層間絶縁膜上に前記第1のコンタクトホールを介して前記ソース領域または前記ドレイン領域に電気的に接続する配線を形成し、
前記第1の層間絶縁膜及び前記配線上にシロキサンポリマーを含有する樹脂を塗布した後、不活性ガスを主成分とし、酸素の濃度が5vol%以下且つ水の濃度が1vol%以下の雰囲気で前記樹脂を加熱処理して第2の層間絶縁膜を形成し、
前記第2の層間絶縁膜に第2のコンタクトホールを形成し、
前記第2の層間絶縁膜上に前記第2のコンタクトホールを介して前記配線に電気的に接続する第1の電極を形成した後、不活性ガスを主成分とし、酸素の濃度が5vol%以下且つ水の濃度が1vol%以下の雰囲気で前記樹脂を加熱処理し、
前記第1の電極の一部を覆うように絶縁膜を形成した後、不活性ガスを主成分とし、酸素の濃度が5vol%以下且つ水の濃度が1vol%以下の雰囲気で前記樹脂を加熱処理し、
前記第1の電極において前記絶縁膜に覆われていない領域を覆って電界発光層を形成し、
前記電界発光層上に第2の電極を形成することを特徴とする半導体装置の作製方法。
A thin film transistor including a semiconductor layer having a source region, a drain region, and a channel formation region, a gate insulating film, and a gate electrode is formed over an insulating substrate.
Forming a first interlayer insulating film on the gate insulating film and the gate electrode;
Forming a first contact hole in the first interlayer insulating film;
Forming a wiring electrically connected to the source region or the drain region through the first contact hole on the first interlayer insulating film;
After applying a resin containing a siloxane polymer on the first interlayer insulating film and the wiring, the main component is an inert gas, and the oxygen concentration is 5 vol% or less and the water concentration is 1 vol% or less. The resin is heat-treated to form a second interlayer insulating film,
Forming a second contact hole in the second interlayer insulating film;
After forming a first electrode electrically connected to the wiring through the second contact hole on the second interlayer insulating film, an inert gas as a main component and an oxygen concentration of 5 vol% or less And heat-treating the resin in an atmosphere having a water concentration of 1 vol% or less,
After forming an insulating film so as to cover a part of the first electrode, the resin is heat-treated in an atmosphere containing an inert gas as a main component, an oxygen concentration of 5 vol% or less, and a water concentration of 1 vol% or less. And
Forming an electroluminescent layer covering a region of the first electrode that is not covered with the insulating film;
A method for manufacturing a semiconductor device, wherein a second electrode is formed over the electroluminescent layer.
請求項乃至のいずれか一において、前記絶縁基板から前記配線または前記第1の層間絶縁膜の表面までの厚さの最も厚い部分と薄い部分の差は、300nm以上であることを特徴とする半導体装置の作製方法。 The difference between the thickest portion and the thin portion from the insulating substrate to the surface of the wiring or the first interlayer insulating film is 300 nm or more according to any one of claims 1 to 3. A method for manufacturing a semiconductor device. 請求項乃至のいずれか一において、前記第2の層間絶縁膜における膜厚の最も厚い部分は1.0μm以上であることを特徴とする半導体装置の作製方法。 Oite to any one of claims 1 to 4, the method for manufacturing a semiconductor device, characterized in that the thickest portion of the film thickness definitive in the second interlayer insulating film is 1.0μm or more. 絶縁基板上に、ソース領域、ドレイン領域、及びチャネル形成領域を有する半導体層と、ゲート絶縁膜と、ゲート電極と、を有する薄膜トランジスタを形成し、
前記ゲート絶縁膜及び前記ゲート電極上に無機絶縁性材料からなる膜を形成し、
前記無機絶縁性材料からなる膜上にシロキサンポリマーを含有する樹脂を塗布した後、不活性ガスを主成分とし、酸素の濃度が5vol%以下且つ水の濃度が1vol%以下の雰囲気で前記樹脂を加熱処理して絶縁膜を形成し、
前記無機絶縁性材料からなる膜及び前記絶縁膜にコンタクトホールを形成し、
前記無機絶縁性材料からなる膜及び前記絶縁膜上に前記コンタクトホールを介して前記ソース領域または前記ドレイン領域に電気的に接続する配線を形成することを特徴とする半導体装置の作製方法。
A thin film transistor including a semiconductor layer having a source region, a drain region, and a channel formation region, a gate insulating film, and a gate electrode is formed over an insulating substrate.
Forming a film made of an inorganic insulating material on the gate insulating film and the gate electrode;
After applying a resin containing a siloxane polymer on the film made of the inorganic insulating material, the resin is used in an atmosphere containing an inert gas as a main component, an oxygen concentration of 5 vol% or less, and a water concentration of 1 vol% or less. Heat treatment to form an insulating film,
A contact hole is formed in the film made of the inorganic insulating material and the insulating film;
A method for manufacturing a semiconductor device, comprising: forming a film made of an inorganic insulating material; and a wiring electrically connected to the source region or the drain region through the contact hole over the insulating film.
絶縁基板上に、ソース領域、ドレイン領域、及びチャネル形成領域を有する半導体層と、ゲート絶縁膜と、ゲート電極と、を有する薄膜トランジスタを形成し、
前記ゲート絶縁膜及び前記ゲート電極上に無機絶縁性材料からなる膜を形成し、
前記無機絶縁性材料からなる膜上にシロキサンポリマーを含有する樹脂を塗布した後、不活性ガスを主成分とし、酸素の濃度が5vol%以下且つ水の濃度が1vol%以下の雰囲気で前記樹脂を加熱処理して絶縁膜を形成し、
前記無機絶縁性材料からなる膜及び前記絶縁膜にコンタクトホールを形成し、
前記無機絶縁性材料からなる膜及び前記絶縁膜上に前記コンタクトホールを介して前記ソース領域または前記ドレイン領域に電気的に接続する配線を形成し、
前記配線上の一部に重なるように電極を形成した後、不活性ガスを主成分とし、酸素の濃度が5vol%以下且つ水の濃度が1vol%以下の雰囲気で前記樹脂を加熱処理することを特徴とする半導体装置の作製方法。
A thin film transistor including a semiconductor layer having a source region, a drain region, and a channel formation region, a gate insulating film, and a gate electrode is formed over an insulating substrate.
Forming a film made of an inorganic insulating material on the gate insulating film and the gate electrode;
After applying a resin containing a siloxane polymer on the film made of the inorganic insulating material, the resin is used in an atmosphere containing an inert gas as a main component, an oxygen concentration of 5 vol% or less, and a water concentration of 1 vol% or less. Heat treatment to form an insulating film,
A contact hole is formed in the film made of the inorganic insulating material and the insulating film;
Forming a wiring electrically connected to the source region or the drain region via the contact hole on the film made of the inorganic insulating material and the insulating film,
After the electrode is formed so as to overlap a part of the wiring, the resin is heat-treated in an atmosphere containing an inert gas as a main component, an oxygen concentration of 5 vol% or less, and a water concentration of 1 vol% or less. A method for manufacturing a semiconductor device.
請求項1、2、または7において、前記電極は透明導電膜からなることを特徴とする半導体装置の作製方法。8. The method for manufacturing a semiconductor device according to claim 1, wherein the electrode is made of a transparent conductive film. 請求項3において、前記第1の電極は透明導電膜からなることを特徴とする半導体装置の作製方法。4. The method for manufacturing a semiconductor device according to claim 3, wherein the first electrode is made of a transparent conductive film. 請求項1乃至のいずれか一において、前記シロキサンポリマーを含有する樹脂はメチル基及びフェニル基を含むことを特徴とする半導体装置の作製方法。 In any one of claims 1 to 9, the resin containing the siloxane polymer The method for manufacturing a semiconductor device which comprises a methyl group and a phenyl group. 請求項1乃至10のいずれか一において、前記不活性ガスは窒素であることを特徴とする半導体装置の作製方法。
In any one of claims 1 to 10, a method for manufacturing a semiconductor device wherein the inert gas is nitrogen.
JP2005269420A 2004-09-29 2005-09-16 Method for manufacturing semiconductor device Expired - Fee Related JP5008288B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2005269420A JP5008288B2 (en) 2004-09-29 2005-09-16 Method for manufacturing semiconductor device

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2004284952 2004-09-29
JP2004284952 2004-09-29
JP2005269420A JP5008288B2 (en) 2004-09-29 2005-09-16 Method for manufacturing semiconductor device

Publications (3)

Publication Number Publication Date
JP2006128638A JP2006128638A (en) 2006-05-18
JP2006128638A5 true JP2006128638A5 (en) 2008-08-21
JP5008288B2 JP5008288B2 (en) 2012-08-22

Family

ID=36722933

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005269420A Expired - Fee Related JP5008288B2 (en) 2004-09-29 2005-09-16 Method for manufacturing semiconductor device

Country Status (1)

Country Link
JP (1) JP5008288B2 (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100769444B1 (en) * 2006-06-09 2007-10-22 삼성에스디아이 주식회사 Organic light emitting diode
JP4616359B2 (en) * 2007-01-09 2011-01-19 韓國電子通信研究院 Method for forming ZnO semiconductor film for electronic device and thin film transistor including the semiconductor film
KR101447048B1 (en) 2007-04-20 2014-10-06 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Method for manufacturing soi substrate and semiconductor device
JP2012142528A (en) * 2011-01-06 2012-07-26 Elpida Memory Inc Manufacturing method of semiconductor device
JP2013110014A (en) * 2011-11-22 2013-06-06 Panasonic Corp Organic el element manufacturing method and organic el display panel
TWI713943B (en) * 2013-09-12 2020-12-21 日商新力股份有限公司 Display device and electronic equipment

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09255369A (en) * 1996-03-18 1997-09-30 Toshiba Corp Highly heat resistant light shielding member, array substrate, liquid crystal display device and production of array substrate
JP3612529B2 (en) * 2001-10-30 2005-01-19 Nec液晶テクノロジー株式会社 Transflective liquid crystal display device and manufacturing method thereof
US6617609B2 (en) * 2001-11-05 2003-09-09 3M Innovative Properties Company Organic thin film transistor with siloxane polymer interface
JP4030759B2 (en) * 2001-12-28 2008-01-09 株式会社半導体エネルギー研究所 Method for manufacturing display device
JP3745343B2 (en) * 2002-04-23 2006-02-15 株式会社半導体エネルギー研究所 Semiconductor element
JP2004161877A (en) * 2002-11-13 2004-06-10 Shin Etsu Chem Co Ltd Composition for forming porous film, porous film and its manufacturing process, interlayer dielectrics and semiconductor device

Similar Documents

Publication Publication Date Title
JP2011009719A5 (en)
JP2006344956A5 (en)
DE602008003796D1 (en) TORS WITH AN OXID SEMICONDUCTOR
JP2008141119A5 (en)
JP2010016163A5 (en)
JP2011119706A5 (en) Semiconductor device
JP2010135462A5 (en)
WO2009136645A3 (en) Thin film transistor and method of manufacturing the same
JP2009135140A5 (en)
JP2009260002A5 (en)
JP2008235876A5 (en)
JP2010166030A5 (en)
JP2006128638A5 (en)
JP2006054425A5 (en)
JP2011091110A5 (en)
TW200618305A (en) Method of manufacturing thin film semiconductor device and thin film semiconductor device
JP2009501432A5 (en)
TW200705668A (en) Thin film transistor substrate and manufacturing method thereof
TW200627629A (en) Semiconductor device having ferroelectric capacitor and its manufacture method
TW200735374A (en) Thin film transistor device and method of manufacturing the same
JP2010161284A5 (en)
TW200505274A (en) Electro-luminescence device including a thin film transistor and method of fabricating an electro-luminescence device
JP2003114626A5 (en)
JP2012164873A5 (en)
JP2005277323A5 (en)