JP2004242402A - Charge control circuit for electric double-layer capacitor - Google Patents

Charge control circuit for electric double-layer capacitor Download PDF

Info

Publication number
JP2004242402A
JP2004242402A JP2003027230A JP2003027230A JP2004242402A JP 2004242402 A JP2004242402 A JP 2004242402A JP 2003027230 A JP2003027230 A JP 2003027230A JP 2003027230 A JP2003027230 A JP 2003027230A JP 2004242402 A JP2004242402 A JP 2004242402A
Authority
JP
Japan
Prior art keywords
electric double
voltage
layer capacitor
double layer
charge control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2003027230A
Other languages
Japanese (ja)
Inventor
Shuichi Ishii
周一 石井
Atsushi Matsuoka
篤史 松岡
Shinichi Okubo
真一 大久保
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Max Co Ltd
Original Assignee
Max Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Max Co Ltd filed Critical Max Co Ltd
Priority to JP2003027230A priority Critical patent/JP2004242402A/en
Publication of JP2004242402A publication Critical patent/JP2004242402A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Charge And Discharge Circuits For Batteries Or The Like (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To simplify a charge control circuit for an electric double-layer capacitor. <P>SOLUTION: This charge control circuit is provided with switches SW1, SW2, SW3, SW4, SW12, SW21, SW22, SW31, SW32, and SW41 for individually detecting the voltage of electric double-layer capacitors C1, C2, C3, and C4 which are connected in series, and a voltage-monitoring circuit 2. A charge control part individually detects the voltage of the electric double-layer capacitors C1, C2, C3, and C4 one by one, by controlling the switches one by one during charging; and when the voltage of any one electric double-layer capacitor goes up to the prescribed voltage, it switches off the switch SW1 to stop charging. This prevents breakage by the capacitor drop of the electric double-layer capacitor, and the circuit scale is reduced, by omitting bypass circuits which wire conventionally connected to electric-double layers, thus this exhibits its effect on the reduction of the size an apparatus mounted with an electric double-layer capacitor. <P>COPYRIGHT: (C)2004,JPO&NCIPI

Description

【0001】
【発明の属する技術分野】
この発明は、電気二重層コンデンサの充電制御回路に関するものであり、特に、小型化を図った電気二重層コンデンサの充電制御回路に関するものである。
【0002】
【従来の技術】
電気二重層コンデンサは、ニッケル水素電池やリチウムイオン電池などの二次電池よりも小型軽量で長寿命な充電式電源として知られており、信頼性や容量などの性能の向上に伴って種々の分野への電気二重層コンデンサの応用が図られている。電気二重層コンデンサは耐電圧が2.5V前後であって、動力電源などの用途においては直列接続して使用することが殆どであるが、経時変化などにより容量が低下して耐電圧が充電電圧以下になった場合は充電時に破壊する虞がある。直列接続した電気二重層コンデンサのある単体が破壊すると電気二重層コンデンサ電源全体が使用不能となってしまうので、従来は直列接続した電気二重層コンデンサの単体ごとにバイパス回路を設け、電圧監視回路により電気二重層コンデンサの単体ごとの電圧を監視し、ある電気二重層コンデンサの電圧が設定値に達したときにはその電気二重層コンデンサの充電電流をバイパス回路へ流して電気二重層コンデンサの破壊を防止している(例えば特許文献1参照)。
【0003】
【特許文献1】特開2002−159135号公報(段落番号0012、0027)
【0004】
【発明が解決しようとする課題】
従来の電気二重層コンデンサの充電制御回路は、直列接続した電気二重層コンデンサの単体ごとにバイパス回路を設けているが、大電流を扱う場合はバイパス回路を構成する半導体素子や抵抗などの電子部品に大電流用のものを要し、これにより充電制御回路が大型化して小型軽量化が要求される用途(例えば、手持ち電動工具など)においては、電気二重層コンデンサを搭載する利点が相殺されてしまうという問題がある。そこで電気二重層コンデンサの充電制御回路を小型化するために解決すべき技術的課題が生じてくるのであり、本発明は上記課題を解決することを目的とする。
【0005】
【課題を解決するための手段】
この発明は、上記目的を達成するために提案するものであり、直列接続された複数の電気二重層コンデンサの電圧を個別に検出する電圧監視回路と、各電気二重層コンデンサの電圧を個別に基準電圧と比較する手段と、個別の電圧比較結果に応じて充電電源のオンオフを制御する手段を備え、いずれかひとつの電気二重層コンデンサの電圧が電気二重層コンデンサの耐電圧以下である基準電圧に上昇したときに充電を停止するように構成した電気二重層コンデンサの充電制御回路を提供するものである。
【0006】
【発明の実施の形態】
以下、この発明の実施の一形態を図に従って詳述する。図1は電気二重層コンデンサの充電制御回路を示し、4個の電気二重層コンデンサC1, C2, C3, C4を直列接続した回路例である。1は充電制御部、2は電圧監視回路であり、3, 4はAC−DCコンバータや二次電池などの充電電源へ接続される充電電源入力端子である。充電制御部1と電気二重層コンデンサC1との間、及び各電気二重層コンデンサC1,C2, C3, C4の間にはスイッチSW1, SW2, SW3, SW4が直列に挿入されている。また、各電気二重層コンデンサC1, C2, C3, C4の電圧を個別に監視するためのスイッチSW12, SW21, SW22, SW31, SW32, SW41が電気二重層コンデンサC1, C2, C3, C4に対して並列に設けられていて、充電制御部1が各スイッチSW1, SW2, SW3, SW4, SW12, SW21, SW22, SW31, SW32, SW41をオンオフ制御する。
【0007】
本発明の特徴は、従来各電気二重層コンデンサに個別に接続されている保護用のバイパス回路を廃したことにあり、これにより充電制御回路の回路規模を縮小することができる。以下、図1及び図2に従って充電制御回路の保護機能について説明する。充電電源を充電電源入力端子3, 4へ接続すると充電制御部1が起動し(ステップ101)、充電制御部1は図1のようにスイッチSW1, SW2, SW3, SW4をオンし、SW12, SW21, SW22, SW31, SW32, SW41をオフして充電を開始する(ステップ102)。
【0008】
そして、短い設定時間経過後にステップ103を経てステップ104に進む。ここでは、スイッチSW1, SW2, SW3, SW4をオフして各電気二重層コンデンサC1, C2, C3, C4を充電電源ラインから切り離し、スイッチSW12をオンする。これにより電気二重層コンデンサC1の電圧が電圧監視回路2により検出され、あらかじめ設定されている耐電圧以下の基準値と比較される。電気二重層コンデンサC1の電圧が基準値以下の場合はステップ105へ進み、スイッチSW1, SW2, SW3, SW4をオフ、スイッチSW21, SW22をオンし、電気二重層コンデンサC2の電圧を検出して基準値と比較する。以下同様に、ステップ106ではスイッチSW1, SW2, SW3, SW4をオフ、スイッチSW31, SW32をオンして電気二重層コンデンサC3の電圧検出及び基準値との比較を行い、ステップ107ではスイッチSW1, SW2, SW3, SW4をオフ、スイッチSW41, SW42をオンして電気二重層コンデンサC4の電圧検出及び基準値との比較を行う。
【0009】
電気二重層コンデンサC1, C2, C3, C4のそれぞれの電圧が基準値以下の場合は、充電タイマーをクリア(ステップ108)し、ステップ102へ戻ってスイッチSW12, SW21, SW22, SW31, SW32, SW41を全てオフし、SW1, SW2, SW3, SW4をオンして充電を開始し、上記のステップ102〜108のルーチンを繰り返して定期的に各電気二重層コンデンサC1, C2, C3, C4の電圧を監視する。尚、ステップ104〜107のそれぞれの間にステップ102〜103と同じ一定の充電時間を挿入してもよい。
【0010】
そして、四個の電気二重層コンデンサC1, C2, C3, C4のいずれかひとつの電圧が基準電圧に達したときにスイッチSW1をオフして充電を停止する(ステップ109)。つまり、直列接続した複数の電気二重層コンデンサの中で最も容量の小さいものが規定の電圧まで充電されたときに充電を停止し、最小容量の電気二重層コンデンサの破壊を防止する。したがって、全部の電気二重層コンデンサの電位が最小容量の電気二重層コンデンサの電位と等しい状態で充電停止となり、完全な満充電状態とはならないが、例えば電動工具などのように電圧の多少の変動が問題にならない用途においては十分実用になり、電気二重層コンデンサの破壊を未然に防止できるとともにバイパス回路を省いたことにより回路が著しく簡素化されて小型軽量化することができる。
【0011】
尚、この発明は上記の実施形態に限定するものではなく、例えば図1の電圧監視回路2に加えて、図3に示すようにスイッチSW21, SW31, SW41にそれぞれ個別に電圧監視回路2を接続してもよく、この発明の技術的範囲内において種々の改変が可能であり、この発明がそれらの改変されたものに及ぶことは当然である。
【0012】
【発明の効果】
以上説明したように、本発明の電気二重層コンデンサの充電制御回路は、従来直列接続された複数の電気二重層コンデンサへ個別に接続していたバイパス回路を省き、電気二重層コンデンサの電圧を個別に監視して、ひとつの電気二重層コンデンサの電圧が規定電圧に達したときに充電を停止するように構成したので、回路規模が縮小されて、特に電動工具などの小型軽量化及びコストの低減に効果を奏する。
【図面の簡単な説明】
【図1】本発明の実施の一形態を示し、電気二重層コンデンサの充電回路の回路図。
【図2】本発明の電気二重層コンデンサの充電回路の動作フローチャート。
【図3】他の実施形態を示し、電気二重層コンデンサの充電回路の回路図。
【符号の説明】
1 充電制御部
2 電圧監視回路
3 電源入力端子
4 電源入力端子
C1, C2, C3, C4 電気二重層コンデンサ
[0001]
TECHNICAL FIELD OF THE INVENTION
The present invention relates to a charge control circuit for an electric double layer capacitor, and more particularly, to a charge control circuit for an electric double layer capacitor that is reduced in size.
[0002]
[Prior art]
Electric double layer capacitors are known as rechargeable power supplies that are smaller, lighter and have a longer life than secondary batteries such as nickel-metal hydride batteries and lithium-ion batteries. Application of electric double layer capacitors to The electric double layer capacitor has a withstand voltage of about 2.5 V, and is generally used in series for applications such as a power supply, but the capacity is reduced due to aging and the withstand voltage is increased to a charging voltage. In the following cases, there is a possibility that the battery will be destroyed during charging. If a single electric double layer capacitor connected in series is destroyed, the entire electric double layer capacitor power supply becomes unusable.Conventionally, a bypass circuit is provided for each single electric double layer capacitor connected in series, and a voltage monitoring circuit is used. The voltage of each electric double layer capacitor is monitored, and when the voltage of a certain electric double layer capacitor reaches the set value, the charging current of that electric double layer capacitor flows to the bypass circuit to prevent the destruction of the electric double layer capacitor. (For example, see Patent Document 1).
[0003]
[Patent Document 1] JP-A-2002-159135 (paragraph numbers 0012 and 0027)
[0004]
[Problems to be solved by the invention]
Conventional charge control circuits for electric double-layer capacitors provide a bypass circuit for each electric double-layer capacitor connected in series, but when handling large currents, electronic components such as semiconductor elements and resistors that constitute the bypass circuit In applications where a large charge control circuit is required to reduce the size and weight (for example, hand-held power tools), the advantage of mounting an electric double layer capacitor is offset. Problem. Therefore, there arises a technical problem to be solved in order to reduce the size of the charge control circuit of the electric double layer capacitor, and an object of the present invention is to solve the above problem.
[0005]
[Means for Solving the Problems]
The present invention proposes to achieve the above object, and includes a voltage monitoring circuit for individually detecting voltages of a plurality of electric double layer capacitors connected in series, and a voltage reference circuit for individually detecting the voltage of each electric double layer capacitor. A means for comparing with a voltage, and a means for controlling on / off of a charging power supply according to an individual voltage comparison result, wherein a voltage of any one electric double layer capacitor is equal to or less than a withstand voltage of the electric double layer capacitor. An object of the present invention is to provide a charge control circuit for an electric double layer capacitor configured to stop charging when it rises.
[0006]
BEST MODE FOR CARRYING OUT THE INVENTION
Hereinafter, an embodiment of the present invention will be described in detail with reference to the drawings. FIG. 1 shows a charge control circuit for an electric double layer capacitor, which is an example of a circuit in which four electric double layer capacitors C1, C2, C3 and C4 are connected in series. 1 is a charging control unit, 2 is a voltage monitoring circuit, and 3 and 4 are charging power input terminals connected to a charging power source such as an AC-DC converter or a secondary battery. Switches SW1, SW2, SW3, and SW4 are inserted in series between the charge control unit 1 and the electric double layer capacitor C1, and between the electric double layer capacitors C1, C2, C3, and C4. Further, switches SW12, SW21, SW22, SW31, SW32, and SW41 for individually monitoring the voltages of the electric double layer capacitors C1, C2, C3, and C4 are connected to the electric double layer capacitors C1, C2, C3, and C4. The charging control unit 1 is provided in parallel, and controls on / off of the switches SW1, SW2, SW3, SW4, SW12, SW21, SW22, SW31, SW32, and SW41.
[0007]
A feature of the present invention is that the protection bypass circuit conventionally individually connected to each electric double layer capacitor has been eliminated, whereby the circuit scale of the charge control circuit can be reduced. Hereinafter, the protection function of the charge control circuit will be described with reference to FIGS. When the charging power source is connected to the charging power input terminals 3 and 4, the charging control unit 1 starts (step 101), and the charging control unit 1 turns on the switches SW1, SW2, SW3 and SW4 as shown in FIG. , SW22, SW31, SW32, and SW41 are turned off to start charging (step 102).
[0008]
Then, after a short set time has elapsed, the process proceeds to step 104 via step 103. Here, the switches SW1, SW2, SW3, and SW4 are turned off to disconnect the electric double-layer capacitors C1, C2, C3, and C4 from the charging power supply line, and the switch SW12 is turned on. As a result, the voltage of the electric double layer capacitor C1 is detected by the voltage monitoring circuit 2 and compared with a preset reference value equal to or lower than the withstand voltage. If the voltage of the electric double layer capacitor C1 is equal to or lower than the reference value, the process proceeds to step 105, where the switches SW1, SW2, SW3, and SW4 are turned off, the switches SW21 and SW22 are turned on, and the voltage of the electric double layer capacitor C2 is detected. Compare with value. Similarly, in step 106, the switches SW1, SW2, SW3, and SW4 are turned off, and the switches SW31 and SW32 are turned on to detect the voltage of the electric double layer capacitor C3 and compare it with the reference value. In step 107, the switches SW1 and SW2 , SW3 and SW4 are turned off, and the switches SW41 and SW42 are turned on to detect the voltage of the electric double layer capacitor C4 and compare it with the reference value.
[0009]
If the voltage of each of the electric double layer capacitors C1, C2, C3, C4 is equal to or less than the reference value, the charging timer is cleared (step 108), and the process returns to step 102 to switch SW12, SW21, SW22, SW31, SW32, SW41. Are turned off, SW1, SW2, SW3, and SW4 are turned on to start charging, and the routine of steps 102 to 108 is repeated to periodically reset the voltage of each electric double layer capacitor C1, C2, C3, C4. Monitor. The same fixed charging time as in steps 102 to 103 may be inserted between steps 104 to 107.
[0010]
When any one of the four electric double layer capacitors C1, C2, C3, C4 reaches the reference voltage, the switch SW1 is turned off to stop charging (step 109). That is, the charging is stopped when the smallest one of the plurality of electric double layer capacitors connected in series is charged to the specified voltage, thereby preventing the destruction of the electric double layer capacitor having the minimum capacity. Therefore, charging stops when the electric potential of all electric double-layer capacitors is equal to the electric potential of the electric double-layer capacitor with the minimum capacity, and the battery does not become fully charged. However, this is practically sufficient in applications where no problem occurs, and the destruction of the electric double layer capacitor can be prevented beforehand, and the circuit can be significantly simplified and the size and weight can be reduced by omitting the bypass circuit.
[0011]
The present invention is not limited to the above embodiment. For example, in addition to the voltage monitoring circuit 2 of FIG. 1, the voltage monitoring circuits 2 are individually connected to the switches SW21, SW31, and SW41 as shown in FIG. Various modifications are possible within the technical scope of the present invention, and it goes without saying that the present invention extends to those modifications.
[0012]
【The invention's effect】
As described above, the electric double layer capacitor charging control circuit of the present invention eliminates the bypass circuit conventionally connected individually to a plurality of electric double layer capacitors connected in series, and separates the electric double layer capacitor voltage. The charging is stopped when the voltage of one electric double layer capacitor reaches a specified voltage, so that the circuit scale is reduced, and the size and weight of power tools and the like are reduced, and the cost is reduced. Is effective.
[Brief description of the drawings]
FIG. 1 is a circuit diagram of a charging circuit of an electric double layer capacitor, showing one embodiment of the present invention.
FIG. 2 is an operation flowchart of the electric double layer capacitor charging circuit of the present invention.
FIG. 3 is a circuit diagram of a charging circuit for an electric double layer capacitor according to another embodiment.
[Explanation of symbols]
DESCRIPTION OF SYMBOLS 1 Charge control part 2 Voltage monitoring circuit 3 Power supply input terminal 4 Power supply input terminal C1, C2, C3, C4 Electric double layer capacitor

Claims (1)

直列接続された複数の電気二重層コンデンサの電圧を個別に検出する電圧監視回路と、各電気二重層コンデンサの電圧を個別に基準電圧と比較する手段と、個別の電圧比較結果に応じて充電電流のオンオフを制御する手段を備え、いずれかひとつの電気二重層コンデンサの電圧が電気二重層コンデンサの耐電圧以下である基準電圧に上昇したときに充電を停止するように構成した電気二重層コンデンサの充電制御回路。A voltage monitoring circuit for individually detecting the voltage of a plurality of electric double layer capacitors connected in series, a means for individually comparing the voltage of each electric double layer capacitor with a reference voltage, and a charging current according to the individual voltage comparison result Means for controlling the on / off of the electric double layer capacitor, wherein charging is stopped when the voltage of any one electric double layer capacitor rises to a reference voltage which is equal to or lower than the withstand voltage of the electric double layer capacitor. Charge control circuit.
JP2003027230A 2003-02-04 2003-02-04 Charge control circuit for electric double-layer capacitor Pending JP2004242402A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2003027230A JP2004242402A (en) 2003-02-04 2003-02-04 Charge control circuit for electric double-layer capacitor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003027230A JP2004242402A (en) 2003-02-04 2003-02-04 Charge control circuit for electric double-layer capacitor

Publications (1)

Publication Number Publication Date
JP2004242402A true JP2004242402A (en) 2004-08-26

Family

ID=32955030

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003027230A Pending JP2004242402A (en) 2003-02-04 2003-02-04 Charge control circuit for electric double-layer capacitor

Country Status (1)

Country Link
JP (1) JP2004242402A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008029513A1 (en) * 2006-09-07 2008-03-13 Nitto Kohki Co., Ltd. Electric driver and electric driver device

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008029513A1 (en) * 2006-09-07 2008-03-13 Nitto Kohki Co., Ltd. Electric driver and electric driver device
JP2008062341A (en) * 2006-09-07 2008-03-21 Nitto Kohki Co Ltd Electric screwdriver and electric screwdriver instrument
JP4603521B2 (en) * 2006-09-07 2010-12-22 日東工器株式会社 Electric driver and electric driver device
KR101345681B1 (en) * 2006-09-07 2013-12-30 니토 코키 가부시키가이샤 Electric driver and electric driver device

Similar Documents

Publication Publication Date Title
US8350528B2 (en) Battery pack and balancing method of battery cells
US6008627A (en) Overvoltage protection circuit for a battery pack
JP2007244058A (en) Capacity adjusting device of battery pack
US20100019725A1 (en) Set battery control method and set battery control circuit as well as charging circuit and battery pack having the set battery control circuit
JP4724047B2 (en) Charging system, battery pack and charging method thereof
JP2009032506A (en) Internal short-circuit detection method and device of non-aqueous electrolyte secondary battery
JP2002044878A (en) Battery charging apparatus and battery charging method
WO2014151178A2 (en) Method and apparatus for battery control
JP5361529B2 (en) Lithium-ion battery charge control device and lithium-ion battery system
JP3755043B2 (en) Chargeable / dischargeable power supply
JP4579124B2 (en) Battery pack and charging method thereof
JP2000197277A (en) Power supply unit with built-in electric double-layer capacitor
JP2018117438A (en) Power source module with lithium ion capacitor
JP2004242402A (en) Charge control circuit for electric double-layer capacitor
JP2003217675A (en) Charging method and device for lithium ion secondary battery
JP2005218174A (en) Battery pack monitor and battery pack
JP2007053828A (en) Secondary battery charger and electric apparatus equipped with secondary battery charger
KR100574037B1 (en) Battery charger capable of individual charging
JP2005027435A (en) Charging equipment
JP2003299257A (en) Charger
JP2006020382A (en) Dc voltage supply
JP2006340451A (en) Charging method and charger
JP4079107B2 (en) Uninterruptible power system
CN113892221A (en) Battery pack and abnormality monitoring method thereof
JP3642105B2 (en) Battery pack

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050909

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070508

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20071030