JP2002110882A5 - - Google Patents

Download PDF

Info

Publication number
JP2002110882A5
JP2002110882A5 JP2000301987A JP2000301987A JP2002110882A5 JP 2002110882 A5 JP2002110882 A5 JP 2002110882A5 JP 2000301987 A JP2000301987 A JP 2000301987A JP 2000301987 A JP2000301987 A JP 2000301987A JP 2002110882 A5 JP2002110882 A5 JP 2002110882A5
Authority
JP
Japan
Prior art keywords
headers
semiconductor
pellet
lead frame
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2000301987A
Other languages
Japanese (ja)
Other versions
JP2002110882A (en
Filing date
Publication date
Application filed filed Critical
Priority to JP2000301987A priority Critical patent/JP2002110882A/en
Priority claimed from JP2000301987A external-priority patent/JP2002110882A/en
Publication of JP2002110882A publication Critical patent/JP2002110882A/en
Publication of JP2002110882A5 publication Critical patent/JP2002110882A5/ja
Pending legal-status Critical Current

Links

Claims (4)

複数個の半導体ペレットが複数個のヘッダにそれぞれボンディングされており、前記各ヘッダの前記半導体ペレットと反対側の主面が樹脂封止体の一主面においてそれぞれ露出されている半導体装置であって、
前記複数個の半導体ペレットのうち少なくとも一個はパワートランジスタ素子が作り込まれた半導体ペレットであることを特徴とする半導体装置。
And a plurality of semiconductor pellets are bonded respectively to the plurality of the header, the semiconductor pellet opposite major surface of each header is a semiconductor device which is respectively exposed in the main surface of the resin sealing body ,
At least one of the plurality of semiconductor pellets is a semiconductor pellet in which a power transistor element is formed .
前記複数個の半導体ペレットのうち少なくとも一個は小信号を扱う半導体ペレットであることを特徴とする請求項1に記載の半導体装置。The semiconductor device according to claim 1, wherein at least one of the plurality of semiconductor pellets is a semiconductor pellet that handles a small signal . 複数個のヘッダを有し、一部のヘッダに接続されたパワートランジスタ素子を有する半導体ペレットと、他部のヘッダに接続された小信号を扱う半導体ペレットと、前記複数個のヘッダおよび前記複数個の半導体ペレットを封止する樹脂封止体とを有する半導体装置の製造方法であって、A semiconductor pellet having a plurality of headers and having power transistor elements connected to some headers, a semiconductor pellet for handling small signals connected to other headers, the plurality of headers, and the plurality of headers A method of manufacturing a semiconductor device having a resin sealing body for sealing the semiconductor pellet of
複数のヘッダがインナリード群およびアウタリード群と共に異形板材によって一体成形されたリードフレームが準備されるリードフレーム準備工程と、  A lead frame preparation step in which a lead frame in which a plurality of headers are integrally formed with a deformed plate material together with an inner lead group and an outer lead group is prepared;
前記リードフレームの前記複数のヘッダの一部のヘッダの一主面にパワートランジスタ素子を有する半導体ペレットをボンディングし、前記複数のヘッダの他部のヘッダの一主面に小信号を扱う半導体ペレットをボンディングするペレットボンディング工程と、  A semiconductor pellet having a power transistor element is bonded to one principal surface of a part of the plurality of headers of the lead frame, and a semiconductor pellet for handling a small signal is disposed on one principal surface of another header of the plurality of headers A pellet bonding process for bonding;
前記複数のヘッダの前記一主面とは反対側の主面が露出するように、前記各半導体ペレットおよび前記複数のヘッダを封止する樹脂封止工程と、  A resin sealing step of sealing each of the semiconductor pellets and the plurality of headers such that a main surface opposite to the one main surface of the plurality of headers is exposed;
を有することを特徴とする半導体装置の製造方法。  A method for manufacturing a semiconductor device, comprising:
前記リードフレーム準備工程において、隣合うヘッダ同士が連結された状態でリードフレームが成形されることを特徴とする請求項3に記載の半導体装置の製造方法。4. The method of manufacturing a semiconductor device according to claim 3, wherein in the lead frame preparation step, a lead frame is formed in a state where adjacent headers are connected to each other.
JP2000301987A 2000-10-02 2000-10-02 Semiconductor device and its manuacturing method Pending JP2002110882A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2000301987A JP2002110882A (en) 2000-10-02 2000-10-02 Semiconductor device and its manuacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000301987A JP2002110882A (en) 2000-10-02 2000-10-02 Semiconductor device and its manuacturing method

Publications (2)

Publication Number Publication Date
JP2002110882A JP2002110882A (en) 2002-04-12
JP2002110882A5 true JP2002110882A5 (en) 2005-06-30

Family

ID=18783430

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000301987A Pending JP2002110882A (en) 2000-10-02 2000-10-02 Semiconductor device and its manuacturing method

Country Status (1)

Country Link
JP (1) JP2002110882A (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007012857A (en) 2005-06-30 2007-01-18 Renesas Technology Corp Semiconductor device
JP5301497B2 (en) * 2010-05-20 2013-09-25 三菱電機株式会社 Semiconductor device
WO2016006650A1 (en) * 2014-07-10 2016-01-14 大日本印刷株式会社 Lead frame multiple-pattern body, lead frame multiple-pattern body provided with resin, semiconductor device multiple-pattern body, production method for lead frame multiple-pattern body provided with resin, injection-molding mold for use in same, molding device

Similar Documents

Publication Publication Date Title
CN1331221C (en) Chip ball grid array packaging structure
US6265763B1 (en) Multi-chip integrated circuit package structure for central pad chip
US20070090508A1 (en) Multi-chip package structure
US20040061217A1 (en) Thin and heat radiant semiconductor package and method for manufacturing
US20020093087A1 (en) Semiconductor package with stacked dies
US7635917B2 (en) Three-dimensional package and method of making the same
JP4068336B2 (en) Semiconductor device
JP2007507108A5 (en)
JP2008226863A (en) Stack semiconductor package assembly with hollowed substrate
US6844615B1 (en) Leadframe package for semiconductor devices
US7144517B1 (en) Manufacturing method for leadframe and for semiconductor package using the leadframe
US20080009096A1 (en) Package-on-package and method of fabricating the same
JP2002110882A5 (en)
CN202259248U (en) Packaging structure, small-outline packaging structure and electronic chip thereof
US7795079B2 (en) Manufacturing process for a quad flat non-leaded chip package structure
US6541856B2 (en) Thermally enhanced high density semiconductor package
JPH05291467A (en) Lead frame and semiconductor device
US20090068797A1 (en) Manufacturing process for a quad flat non-leaded chip package structure
JPH0485837A (en) Semiconductor device
JP3655338B2 (en) Resin-sealed semiconductor device and manufacturing method thereof
JPH0546098B2 (en)
US7803667B2 (en) Manufacturing process for a quad flat non-leaded chip package structure
JP2634249B2 (en) Semiconductor integrated circuit module
JPH06295971A (en) Semiconductor device and its lead frame
JPS62229949A (en) Manufacture of resin-sealed semiconductor