JP2002043938A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2002043938A5 JP2002043938A5 JP2000231644A JP2000231644A JP2002043938A5 JP 2002043938 A5 JP2002043938 A5 JP 2002043938A5 JP 2000231644 A JP2000231644 A JP 2000231644A JP 2000231644 A JP2000231644 A JP 2000231644A JP 2002043938 A5 JP2002043938 A5 JP 2002043938A5
- Authority
- JP
- Japan
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000231644A JP4289771B2 (en) | 2000-07-31 | 2000-07-31 | Frequency synthesizer and frequency conversion method |
| US09/736,852 US6807244B2 (en) | 1999-12-17 | 2000-12-14 | Frequency synthesizer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000231644A JP4289771B2 (en) | 2000-07-31 | 2000-07-31 | Frequency synthesizer and frequency conversion method |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2002043938A JP2002043938A (en) | 2002-02-08 |
| JP2002043938A5 true JP2002043938A5 (en) | 2007-02-08 |
| JP4289771B2 JP4289771B2 (en) | 2009-07-01 |
Family
ID=18724449
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2000231644A Expired - Fee Related JP4289771B2 (en) | 1999-12-17 | 2000-07-31 | Frequency synthesizer and frequency conversion method |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP4289771B2 (en) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7359082B2 (en) * | 2003-10-20 | 2008-04-15 | Marvell International Technology Ltd. | Independent video hardware blocks to support laser printers |
| JP4563737B2 (en) * | 2004-07-02 | 2010-10-13 | ルネサスエレクトロニクス株式会社 | Pulse width modulation circuit |
| JP2006319399A (en) * | 2005-05-10 | 2006-11-24 | Nec Electronics Corp | Pulse width modulation circuit and polyphase clock generating circuit |
| DE102006024471A1 (en) * | 2006-05-24 | 2007-12-06 | Xignal Technologies Ag | Switchable phase-locked loop and method for operating a switchable phase-locked loop |
| DE102006024469B3 (en) * | 2006-05-24 | 2007-07-12 | Xignal Technologies Ag | Phase locked loop for communication system, has phase detector with phase interpolator and sampler to generate preset version of loop`s output signal and to determine phase difference between clock signal and version, respectively |
| DE102006024470B4 (en) * | 2006-05-24 | 2015-07-09 | Xignal Technologies Ag | Switchable phase-locked loop and method for operating a switchable phase-locked loop |
| JP2008136197A (en) * | 2006-10-30 | 2008-06-12 | Nec Electronics Corp | Multiphase clock generation circuit |
| JP5273994B2 (en) * | 2007-12-03 | 2013-08-28 | キヤノン株式会社 | Image forming apparatus and control apparatus therefor |
| US8248113B2 (en) * | 2010-08-23 | 2012-08-21 | Realtek Semiconductor Corp. | Method and apparatus for accurate clock synthesis |
-
2000
- 2000-07-31 JP JP2000231644A patent/JP4289771B2/en not_active Expired - Fee Related