JP2001035878A - Thermal printed head - Google Patents

Thermal printed head

Info

Publication number
JP2001035878A
JP2001035878A JP11201784A JP20178499A JP2001035878A JP 2001035878 A JP2001035878 A JP 2001035878A JP 11201784 A JP11201784 A JP 11201784A JP 20178499 A JP20178499 A JP 20178499A JP 2001035878 A JP2001035878 A JP 2001035878A
Authority
JP
Japan
Prior art keywords
layer
electrode layer
heat insulating
individual electrode
bonding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP11201784A
Other languages
Japanese (ja)
Other versions
JP3819640B2 (en
Inventor
Hiroaki Hayashi
浩昭 林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rohm Co Ltd
Original Assignee
Rohm Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rohm Co Ltd filed Critical Rohm Co Ltd
Priority to JP20178499A priority Critical patent/JP3819640B2/en
Publication of JP2001035878A publication Critical patent/JP2001035878A/en
Application granted granted Critical
Publication of JP3819640B2 publication Critical patent/JP3819640B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/78Apparatus for connecting with wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/78Apparatus for connecting with wire connectors
    • H01L2224/7825Means for applying energy, e.g. heating means
    • H01L2224/783Means for applying energy, e.g. heating means by means of pressure
    • H01L2224/78301Capillary
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8512Aligning
    • H01L2224/85148Aligning involving movement of a part of the bonding apparatus
    • H01L2224/85169Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
    • H01L2224/8518Translational movements
    • H01L2224/85181Translational movements connecting first on the semiconductor or solid-state body, i.e. on-chip, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85385Shape, e.g. interlocking features
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/859Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector involving monitoring, e.g. feedback loop
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01004Beryllium [Be]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701Low temperature co-fired ceramic [LTCC]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1517Multilayer substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19043Component type being a resistor

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Electronic Switches (AREA)
  • Wire Bonding (AREA)

Abstract

PROBLEM TO BE SOLVED: To provide a thermal printed head of a structure, wherein while the thickness of electrode layers is made thin, the bonding strength of a wire bonding of the electrode layers to a driving IC can be increased. SOLUTION: This head is a thermal printed head of a structure, wherein the thermal printed head is provided with a substrate 1, a glazed layer 2 formed on the upper surface of the substrate 1, indivisual electrode layers 4 formed on the upper surface of the layer 2, a heating resistor which is formed on the upper surfaces of the layers 4 and generates heat by applying a current to the resistor through the layers 4, and a driving IC 9 which is formed on the upper surface of the layer 2 and controls a current conduction to the resistor 7. The layers 4 and the IC 9 are connected with each other by a wire bonding, and in the bonding parts on the sides of the layers 4, metal layers 121 for ensuring the adhesion of the layers 4 to the layer 2 are made to interpose between the layer 2 and the layers 4.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本願発明は、感熱方式または
熱転写方式によって記録用紙に記録を行うためのサーマ
ルプリントヘッドに関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a thermal print head for recording on a recording sheet by a heat-sensitive method or a thermal transfer method.

【0002】[0002]

【従来の技術】周知のように、サーマルプリントヘッド
は、感熱紙や熱転写インクリボンなどの記録媒体に対し
て選択的に熱を付与して、必要な画像情報を形成するも
のであり、通電されることにより発熱する発熱抵抗体の
形成方法により、厚膜型サーマルプリントヘッドと薄膜
型サーマルプリントヘッドとに大別される。
2. Description of the Related Art As is well known, a thermal printhead selectively applies heat to a recording medium such as thermal paper or a thermal transfer ink ribbon to form necessary image information. Depending on the method of forming the heat generating resistor that generates heat, a thick film type thermal print head and a thin film type thermal print head are roughly classified.

【0003】ここで、従来より用いられている厚膜型サ
ーマルプリントヘッドの構成を、図9および図10を参
照して説明する。このサーマルプリントヘッドは、たと
えばアルミナセラミックなどからなる基板21上に、保
温層としてのグレーズ層22が形成され、グレーズ層2
2には、共通電極層23および個別電極層24が形成さ
れるとともに、複数の駆動IC25が搭載されている。
Here, a configuration of a conventionally used thick film type thermal print head will be described with reference to FIGS. 9 and 10. FIG. In this thermal print head, a glaze layer 22 as a heat insulating layer is formed on a substrate 21 made of, for example, alumina ceramic.
2, a common electrode layer 23 and an individual electrode layer 24 are formed, and a plurality of drive ICs 25 are mounted.

【0004】共通電極層23は、櫛歯状に形成された櫛
歯部26と、各櫛歯部26の基端同士を接続するコモン
ライン27とを有し、個別電極層24は、互いに隣接す
る櫛歯部26の間に配置されている。櫛歯部26および
個別電極層24の一端部の上には、これらを跨ぐよう
に、発熱抵抗体29が形成されており、発熱抵抗体29
は保護層30に覆われている。そして、個別電極層24
の他端部は、駆動IC25に金ワイヤ28によるボンデ
ィングによって接続されている。
The common electrode layer 23 has comb teeth 26 formed in a comb shape and a common line 27 connecting the base ends of the comb teeth 26, and the individual electrode layers 24 are adjacent to each other. Are disposed between the comb teeth portions 26. A heating resistor 29 is formed on one end of the comb teeth portion 26 and one end of the individual electrode layer 24 so as to straddle them.
Are covered with a protective layer 30. Then, the individual electrode layer 24
Is connected to the driving IC 25 by bonding with a gold wire 28.

【0005】個別電極層24側のボンディングでは、金
ワイヤ28を熱圧着した後に切断する、いわゆるステッ
チ法が採用されている。個別電極層24には、通常、酸
化物を含有する金(以下「有機金」という)が用いられ
るが、金ワイヤ28との接着力を向上させるために、個
別電極層24の上に、ガラスフリットを含有する金(以
下「無機金」という)からなる金属層31を形成し、こ
の金属層31に金ワイヤ28をボンディングしている
(たとえば、特開平1−321644号公報、特開平7
−329329号公報参照)。
The bonding on the individual electrode layer 24 side employs a so-called stitching method, in which the gold wire 28 is cut after thermocompression bonding. Usually, gold containing an oxide (hereinafter referred to as “organic gold”) is used for the individual electrode layer 24. However, in order to improve the adhesive force with the gold wire 28, glass is placed on the individual electrode layer 24. A metal layer 31 made of gold containing frit (hereinafter referred to as “inorganic gold”) is formed, and a gold wire 28 is bonded to the metal layer 31 (for example, JP-A-1-321644, JP-A-7-216).
-329329).

【0006】ところが、有機金には、一般にグレーズ層
22に含まれているガラス成分が含有されていないた
め、個別電極層24は、グレーズ層22との密着性がよ
くないといった問題点があった。
However, since the organic gold generally does not contain the glass component contained in the glaze layer 22, the individual electrode layer 24 has a problem that the adhesion to the glaze layer 22 is not good. .

【0007】また、上記の構成において、駆動IC25
がオンされると、それに対応する発熱抵抗体29の所定
領域が発熱する。この場合、発熱抵抗体29に接続され
た個別電極層24における熱の放散を抑えるため、個別
電極層24の厚みをできる限り薄くすることが望まれて
いる。個別電極層24の厚みを薄くできれば、個別電極
層24の材料である高価な金の使用量を削減することも
可能である。
Further, in the above configuration, the driving IC 25
Is turned on, a predetermined area of the heating resistor 29 corresponding to the switch is heated. In this case, it is desired to reduce the thickness of the individual electrode layer 24 as much as possible in order to suppress heat dissipation in the individual electrode layer 24 connected to the heating resistor 29. If the thickness of the individual electrode layer 24 can be reduced, the amount of expensive gold used as the material of the individual electrode layer 24 can be reduced.

【0008】しかしながら、個別電極層24の厚みを薄
く(たとえば0.5μm以下に)すると、ボンディング
部において、グレーズ層22との界面における接合強度
が低下し、場合によっては、ワイヤボンディング後にお
いて、個別電極層24がグレーズ層22から剥離してし
まうことがある(以下「ステッチ剥がれ」という)。こ
れは、有機金に含まれる、接着剤として機能する酸化物
の絶対量が、個別電極層24の厚みを薄くすることによ
り減少することに起因する。
However, if the thickness of the individual electrode layer 24 is reduced (for example, to 0.5 μm or less), the bonding strength at the bonding portion at the interface with the glaze layer 22 is reduced. The electrode layer 24 may peel off from the glaze layer 22 (hereinafter referred to as “stitch peeling”). This is because the absolute amount of the oxide functioning as an adhesive contained in the organic gold decreases as the thickness of the individual electrode layer 24 is reduced.

【0009】[0009]

【発明の開示】本願発明は、上記した事情のもとで考え
出されたものであって、個別電極層の厚みを薄くしつ
つ、かつワイヤボンディングの接合強度を高めることの
できるサーマルプリントヘッドを提供することを、その
課題とする。
DISCLOSURE OF THE INVENTION The present invention has been conceived in view of the above-mentioned circumstances, and provides a thermal print head capable of increasing the bonding strength of wire bonding while reducing the thickness of an individual electrode layer. The task is to provide.

【0010】上記の課題を解決するため、本願発明で
は、次の技術的手段を講じている。
In order to solve the above problems, the present invention takes the following technical measures.

【0011】本願発明の第1の側面によれば、基板と、
基板の上面に形成された保温層と、保温層の上面に形成
された電極層と、電極層の上面に形成され、電極層によ
って通電されることにより発熱する抵抗層と、保温層の
上面に形成され、抵抗層への通電を制御する駆動素子と
を備え、電極層と駆動素子とがワイヤボンディングによ
って接続されるサーマルプリントヘッドであって、電極
層側のボンディング部において、保温層と電極層との間
に、保温層との密着性を確保するための金属層が介在さ
れたことを特徴とする、サーマルプリントヘッドが提供
される。
According to a first aspect of the present invention, a substrate comprises:
A heat insulating layer formed on the upper surface of the substrate, an electrode layer formed on the upper surface of the heat insulating layer, a resistive layer formed on the upper surface of the electrode layer and generating heat when energized by the electrode layer; A thermal printhead formed and provided with a drive element for controlling the conduction to the resistance layer, wherein the electrode layer and the drive element are connected by wire bonding. A thermal print head, wherein a metal layer for ensuring adhesion to the heat insulating layer is interposed between the thermal print head and the thermal print head.

【0012】本願発明によれば、電極層側のボンディン
グ部において、保温層と電極層との間に、保温層との密
着性を確保するための金属層が介在される。そのため、
電極層は、実質的に金属層を介してボンディング部にお
ける保温層との接合性を向上させることができるので、
ワイヤボンディングにおける接合強度を高めることがで
きる。
According to the present invention, in the bonding portion on the electrode layer side, a metal layer is interposed between the heat insulating layer and the electrode layer to ensure adhesion to the heat insulating layer. for that reason,
Since the electrode layer can substantially improve the bonding property with the heat insulating layer in the bonding portion via the metal layer,
Bonding strength in wire bonding can be increased.

【0013】本願発明の第2の側面によれば、基板と、
基板の上面に形成された保温層と、保温層の上面に形成
された電極層と、電極層の上に形成され、電極層によっ
て通電されることにより発熱する抵抗層と、保温層の上
面に形成され、抵抗層への通電を制御する駆動素子とを
備え、電極層側と駆動素子とがワイヤボンディングによ
って接続されるサーマルプリントヘッドであって、電極
層側のボンディング部において、保温層の表面に、保温
層との密着性を確保するとともに電極層と導通された金
属層が形成され、金属層は、少なくとも一部がワイヤと
接続されたことを特徴とする、サーマルプリントヘッド
が提供される。
According to a second aspect of the present invention, a substrate comprises:
A heat insulating layer formed on the upper surface of the substrate, an electrode layer formed on the upper surface of the heat insulating layer, a resistive layer formed on the electrode layer and generating heat when energized by the electrode layer; A thermal print head formed with a driving element for controlling current flow to the resistance layer, wherein the electrode layer side and the driving element are connected by wire bonding, wherein a bonding portion on the electrode layer side has a surface of the heat insulating layer. A thermal print head, characterized in that a metal layer which is secured to the heat insulating layer and is electrically connected to the electrode layer is formed, and the metal layer is at least partially connected to a wire. .

【0014】本願発明によれば、電極層側のボンディン
グ部において、保温層の表面に、保温層との密着性を確
保するための金属層が形成され、当該金属層は、その一
部がワイヤに接続される。そのため、電極層は、ワイヤ
ボンディングにおいて直接的に関与しなくなくなるの
で、結果的にワイヤボンディングにおける接合強度を高
めることができる。
According to the present invention, in the bonding portion on the electrode layer side, a metal layer for ensuring adhesion to the heat insulating layer is formed on the surface of the heat insulating layer, and a part of the metal layer is a wire. Connected to. Therefore, the electrode layer does not directly participate in the wire bonding, and as a result, the bonding strength in the wire bonding can be increased.

【0015】本願発明の好ましい実施の形態によれば、
金属層は、ガラスフリットを含有する金からなる。これ
によれば、たとえば保温層がガラス成分を含んでおれ
ば、保温層と金属層との密着性が充分に確保される。
According to a preferred embodiment of the present invention,
The metal layer is made of gold containing glass frit. According to this, for example, if the heat insulation layer contains a glass component, the adhesion between the heat insulation layer and the metal layer is sufficiently ensured.

【0016】本願発明の他の好ましい実施の形態によれ
ば、電極層は、酸化物を含有する金からなり、その厚み
が0.3〜0.5μmとされる。上記のように、電極層
は、金属層によって保温層との接合性が向上されるの
で、その厚みを薄くしてもワイヤボンディングの接合強
度に影響を及ぼすことはない。したがって、電極層の厚
みを、たとえば0.3〜0.5μm程度に薄くでき、電
極層からの熱の放散を抑制することができる。さらに、
電極層の材料である高価な金の使用量を削減することが
できる。
According to another preferred embodiment of the present invention, the electrode layer is made of gold containing an oxide and has a thickness of 0.3 to 0.5 μm. As described above, since the bonding property of the electrode layer with the heat insulating layer is improved by the metal layer, the bonding strength of the wire bonding is not affected even if the thickness is reduced. Therefore, the thickness of the electrode layer can be reduced to, for example, about 0.3 to 0.5 μm, and heat dissipation from the electrode layer can be suppressed. further,
The amount of expensive gold used as a material for the electrode layer can be reduced.

【0017】本願発明のその他の特徴および利点は、添
付図面を参照して以下に行う詳細な説明によって、より
明らかとなろう。
[0017] Other features and advantages of the present invention will become more apparent from the detailed description given below with reference to the accompanying drawings.

【0018】[0018]

【発明の実施の形態】以下、本願発明の好ましい実施の
形態を、添付図面を参照して具体的に説明する。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS Preferred embodiments of the present invention will be specifically described below with reference to the accompanying drawings.

【0019】図1は、本願発明に係るサーマルプリント
ヘッドの要部平面図であり、図2は、図1におけるA−
A矢視断面図である。このサーマルプリントヘッドは、
アルミナセラミックなどの絶縁性材料からなる平板状の
基板1を備え、その基板1の上面の全面に亘り、ガラス
を主成分とする保温層としてのグレーズ層2が形成され
ている。グレーズ層2の上面には、共通電極層3および
複数の個別電極層4が形成されている。
FIG. 1 is a plan view of a principal part of a thermal print head according to the present invention, and FIG.
It is arrow A sectional drawing. This thermal printhead is
A flat substrate 1 made of an insulating material such as alumina ceramic is provided, and a glaze layer 2 as a heat insulating layer mainly composed of glass is formed over the entire upper surface of the substrate 1. On the upper surface of the glaze layer 2, a common electrode layer 3 and a plurality of individual electrode layers 4 are formed.

【0020】共通電極層3は、基板1の幅方向の他端側
に向かって突出する櫛歯部5と、櫛歯部5の基端同士を
接続するコモンライン部6とを有しており、上記櫛歯部
5と個別電極層4とは基板1の長手方向のほぼ全長に亘
り交互に配されている。櫛歯部5および個別電極層4の
上には、これらを跨ぐように、基板1の長手方向のほぼ
全長に亘り、共通電極層3および個別電極層4によって
通電されることにより発熱する発熱抵抗体7が形成され
ている。
The common electrode layer 3 has a comb tooth portion 5 protruding toward the other end of the substrate 1 in the width direction, and a common line portion 6 connecting the base ends of the comb tooth portions 5 to each other. The comb portions 5 and the individual electrode layers 4 are arranged alternately over substantially the entire length of the substrate 1 in the longitudinal direction. On the comb-teeth portion 5 and the individual electrode layer 4, a heating resistance that is generated by being energized by the common electrode layer 3 and the individual electrode layer 4 over the substantially entire length in the longitudinal direction of the substrate 1 so as to straddle them. A body 7 is formed.

【0021】発熱抵抗体7、櫛歯部5および個別電極層
4の一部は、耐摩耗性を有する材料からなる保護層8に
よって覆われている。また、グレーズ層2の上には、基
板1の幅方向他端部の位置に、複数の駆動IC9が基板
1の長手方向に一列に搭載されている。駆動IC9と各
個別電極層4とは、ボンディングされた金からなるワイ
ヤ10を介して接続されている。
The heating resistor 7, the comb teeth 5, and a part of the individual electrode layer 4 are covered with a protective layer 8 made of a material having wear resistance. A plurality of drive ICs 9 are mounted on the glaze layer 2 at one end in the width direction of the substrate 1 in a line in the longitudinal direction of the substrate 1. The driving IC 9 and each individual electrode layer 4 are connected via a bonded wire 10 made of gold.

【0022】駆動IC9は、印字データに応じて発熱抵
抗体7への通電を制御するものであり、各個別電極層4
に対応して駆動IC9に内蔵されているスイッチング素
子(図示せず)がオンすると、電源の陽極(図示せ
ず)、共通電極層3、櫛歯部5、発熱抵抗体7、個別電
極層4、ワイヤ10、駆動IC9のスイッチング素子、
および電源の陰極(図示せず)からなる閉ループが形成
され、個別電極層4とその両側の櫛歯部5との間の発熱
抵抗体7に通電される。
The drive IC 9 controls the energization of the heating resistor 7 in accordance with the print data.
When a switching element (not shown) built in the drive IC 9 is turned on in response to the above, an anode (not shown) of a power supply, a common electrode layer 3, a comb tooth portion 5, a heating resistor 7, an individual electrode layer 4 , Wire 10, switching element of drive IC 9,
A closed loop composed of a power source and a cathode (not shown) is formed, and power is supplied to the heating resistor 7 between the individual electrode layer 4 and the comb teeth 5 on both sides thereof.

【0023】図3は、個別電極層4のボンディング部に
おける要部拡大断面図である。同図によれば、個別電極
層4のボンディング部では、グレーズ層2と個別電極層
4との間に、金属層11が介装され、金属層11の上方
にある個別電極層4とワイヤ10とがボンディングされ
ている。
FIG. 3 is an enlarged sectional view of a main part of the bonding portion of the individual electrode layer 4. According to the figure, in the bonding portion of the individual electrode layer 4, a metal layer 11 is interposed between the glaze layer 2 and the individual electrode layer 4, and the individual electrode layer 4 and the wire 10 above the metal layer 11 are interposed. Are bonded.

【0024】金属層11は、接着剤として機能するガラ
スフリットを含有する無機金からなり、厚みは1μm程
度である。一方、個別電極層4は、接着剤として機能す
る酸化物、たとえば酸化珪素、酸化鉛等を含有する有機
金からなり、厚みは、0.6μm程度である。
The metal layer 11 is made of inorganic gold containing glass frit that functions as an adhesive, and has a thickness of about 1 μm. On the other hand, the individual electrode layer 4 is made of organic gold containing an oxide functioning as an adhesive, for example, silicon oxide, lead oxide, or the like, and has a thickness of about 0.6 μm.

【0025】このように、金属層11およびグレーズ層
2は、ともにガラス成分を含んでいるため、個別電極層
4のボンディング部において、グレーズ層2の上面に無
機金からなる金属層11を形成することにより、金属層
11はグレーズ層2に対して良好に密着する。そのた
め、個別電極層が直接グレーズ層の上面に形成されてい
た従来の構成に比べ、ワイヤボンディングの接合強度が
高められ、たとえばステッチ剥がれなどの発生を抑制す
ることができる。また、金属層11には、比較的軟質の
性質を有する無機金が用いられるので、ワイヤボンディ
ングされる際に、金属層11はクッションとしての機能
し、ボンディングの際の押圧力を分散させて個別電極層
4の損傷などを抑制することができる。
As described above, since both the metal layer 11 and the glaze layer 2 contain a glass component, the metal layer 11 made of inorganic gold is formed on the upper surface of the glaze layer 2 at the bonding portion of the individual electrode layer 4. As a result, the metal layer 11 adheres well to the glaze layer 2. For this reason, the bonding strength of wire bonding is increased as compared with the conventional configuration in which the individual electrode layer is formed directly on the upper surface of the glaze layer, and for example, occurrence of stitch peeling can be suppressed. Further, since the metal layer 11 is made of inorganic gold having relatively soft properties, the metal layer 11 functions as a cushion when wire bonding is performed, and disperses the pressing force during bonding to individually Damage of the electrode layer 4 can be suppressed.

【0026】また、金属層11がグレーズ層2に対して
良好に密着される結果、個別電極層4は、ボンディング
部において、直接、グレーズ層2と接しなくなるので、
個別電極層4とグレーズ層2との密着性の問題は解消さ
れる。それゆえ、個別電極層4の厚みを薄く、たとえば
0.3〜0.5μmに形成することができる。そのた
め、個別電極層4からの熱の放散を抑えることができる
ので、消費電力の低減が図られる。また、個別電極層4
の厚みを薄く形成できることにより、個別電極層4の材
料の使用量を節約できるので、部品コストの低減を図る
ことができる。
Also, as a result of the metal layer 11 being in good contact with the glaze layer 2, the individual electrode layer 4 does not come into direct contact with the glaze layer 2 at the bonding portion.
The problem of the adhesion between the individual electrode layer 4 and the glaze layer 2 is solved. Therefore, the thickness of the individual electrode layer 4 can be reduced, for example, to 0.3 to 0.5 μm. Therefore, heat dissipation from the individual electrode layer 4 can be suppressed, and power consumption can be reduced. In addition, the individual electrode layer 4
Since the thickness of the individual electrodes 4 can be reduced by reducing the thickness of the individual electrodes 4, the cost of parts can be reduced.

【0027】なお、上記した上層に個別電極層4、下層
に金属層11を形成した構成において、ステッチ剥がれ
の有無、ステッチ剥がれ率、およびワイヤボンディング
の接合強度の各項目について実験した結果を表1に示
す。また、従来の、上層に金属層11、下層に個別電極
層4を形成した構成について実験した結果も、比較例と
して表1に示す。
Table 1 shows the results of experiments conducted on the above-described configuration in which the individual electrode layer 4 was formed as the upper layer and the metal layer 11 was formed as the lower layer, with or without stitch peeling, stitch peeling rate, and bonding strength of wire bonding. Shown in Table 1 also shows the results of an experiment conducted on a conventional configuration in which the metal layer 11 was formed in the upper layer and the individual electrode layer 4 was formed in the lower layer.

【0028】なお、個別電極層4の厚みは0.4μm、
金属層11の厚みは1.0μmにそれぞれ設定した。ま
た、ワイヤボンディングの接合強度の実験は、たとえ
ば、図4に示すように、一般的なばね秤12を、ボンデ
ィングされたワイヤ10に引っかけて牽引することによ
り行い、ワイヤボンディングの接合強度は、ワイヤ10
が個別電極層4から剥離したときのばね秤12の目盛り
の値について、試料20個の平均をとることにより求め
た。
The thickness of the individual electrode layer 4 is 0.4 μm,
The thickness of the metal layer 11 was set to 1.0 μm. Further, the experiment of the bonding strength of the wire bonding is performed by, for example, hooking a general spring balance 12 on the bonded wire 10 and pulling the wire, as shown in FIG. 10
Was measured by taking the average of 20 samples for the scale value of the spring balance 12 when peeled off from the individual electrode layer 4.

【0029】[0029]

【表1】 [Table 1]

【0030】表1に示すように、比較例の構成では、1
44個の試料の全てにおいてステッチ剥がれが生じたの
に対し、本実施形態の構成では、144個の試料に対し
てステッチ剥がれは全く起こらなかった。また、ワイヤ
ボンディングの接合強度については、本実施形態の構成
では、比較例の構成に比べ、3.7g高い7.7gとい
う数値が得られ、密着性が格段に向上したことがわかっ
た。
As shown in Table 1, in the configuration of the comparative example, 1
While stitch peeling occurred in all 44 samples, stitch peeling did not occur in 144 samples in the configuration of the present embodiment. As for the bonding strength of the wire bonding, in the configuration of the present embodiment, a value of 7.7 g, which is 3.7 g higher than that of the configuration of the comparative example, was obtained, and it was found that the adhesion was significantly improved.

【0031】次に、上記サーマルプリントヘッドの製造
方法について説明する。まず、アルミナセラミックから
なる基板1の上に、ガラスを印刷し、1200℃程度で
焼成することによりグレーズ層2を形成する。
Next, a method of manufacturing the thermal print head will be described. First, a glass is printed on a substrate 1 made of alumina ceramic and baked at about 1200 ° C. to form a glaze layer 2.

【0032】次いで、グレーズ層2の上面において、個
別電極層4のボンディング部に、無機金を印刷し焼成す
ることにより金属層11を形成する。その後、金属層1
1を覆うように、有機金を印刷焼成し、フォトエッチン
グにより有機金の不要部を除去することにより、個別電
極層4と共通電極層3とを形成する。
Next, on the upper surface of the glaze layer 2, a metal layer 11 is formed by printing and firing inorganic gold on the bonding portion of the individual electrode layer 4. Then, the metal layer 1
The individual electrode layer 4 and the common electrode layer 3 are formed by printing and baking the organic gold so as to cover 1 and removing unnecessary portions of the organic gold by photoetching.

【0033】次に、個別電極層4と共通電極層3の櫛歯
部5との上から抵抗体ペーストを帯状に印刷し、400
℃程度で焼成することにより発熱抵抗体7を形成する。
そして、発熱抵抗体7の上に、耐摩耗性物質を含有した
保護膜ペーストを帯状に印刷し、400℃程度で焼成す
ることにより保護層8を形成する。
Next, a resistor paste is printed on the individual electrode layer 4 and the comb tooth portion 5 of the common electrode layer 3 in a strip shape, and
The heating resistor 7 is formed by firing at about ° C.
Then, a protective film paste containing an abrasion-resistant substance is printed in a belt shape on the heating resistor 7 and baked at about 400 ° C. to form the protective layer 8.

【0034】この後、基板1の幅方向他端部の部位にて
グレーズ層2上に、所定数の駆動IC9を搭載(ボンデ
ィング)し、駆動IC9と個別電極層4とをワイヤ10
により接続する。
Thereafter, a predetermined number of drive ICs 9 are mounted (bonded) on the glaze layer 2 at the other end in the width direction of the substrate 1, and the drive IC 9 and the individual electrode layers 4 are connected to the wires 10.
Connect with

【0035】まず、駆動IC9に、ワイヤ10の一端部
をボンディングする。具体的には、基板1を図示しない
ヒーティングブロックに載置して、基板1を所定温度に
加熱しておく。そして、図5に示すように、キャピラリ
13と呼称される治具にワイヤ10を通し、キャピラリ
13の先端部からワイヤ10の一端部を突出させる。こ
のとき、一端部は水素炎により加熱してボール状に形成
しておく。
First, one end of the wire 10 is bonded to the drive IC 9. Specifically, the substrate 1 is placed on a heating block (not shown), and the substrate 1 is heated to a predetermined temperature. Then, as shown in FIG. 5, the wire 10 is passed through a jig called a capillary 13, and one end of the wire 10 is projected from the tip of the capillary 13. At this time, one end is heated by a hydrogen flame to form a ball.

【0036】そして、図6に示すように、キャピラリ1
3を下動させて、ワイヤ10の先端部を駆動IC9のボ
ンディング部に圧し付けることにより、駆動IC9上に
ワイヤ10の一端部を熱圧着する(1次ボンディン
グ)。
Then, as shown in FIG.
3 is moved downward, and the distal end of the wire 10 is pressed against the bonding portion of the drive IC 9, whereby one end of the wire 10 is thermocompressed onto the drive IC 9 (primary bonding).

【0037】続いて、図7に示すように、ワイヤ10を
引き出しつつキャピラリ13を移動させて、ワイヤ10
を個別電極層4の所定位置に押し付ける。すなわち、図
示しないヒーティングブロックによって供給される熱
と、キャピラリ13による押圧力とによってワイヤ10
を個別電極層4の上面に熱圧着する(2次ボンディン
グ)。さらに、キャピラリ13を個別電極層4に押し付
けながらスライドさせるようにして移動させてワイヤ1
0を圧し切り、ワイヤボンディング工程を終了する。こ
のようにして、図1および図2に示すサーマルプリント
ヘッドを得る。
Subsequently, as shown in FIG. 7, the capillary 13 is moved while pulling out the wire 10 so that the wire 10
Is pressed to a predetermined position of the individual electrode layer 4. That is, the heat supplied by the heating block (not shown) and the pressing force of the capillary 13 cause the wire 10
Is thermocompression-bonded to the upper surface of the individual electrode layer 4 (secondary bonding). Further, the capillary 13 is moved while being slid while being pressed against the individual electrode layer 4 so that the wire 1 is moved.
0 is depressed and the wire bonding step is completed. Thus, the thermal print head shown in FIGS. 1 and 2 is obtained.

【0038】図8は、個別電極層4のワイヤボンディン
グ部における構成の変形例を示す図である。この変形例
では、グレーズ層2の表面に、グレーズ層2との密着性
を確保するとともに個別電極層4と導通された金属層1
1が形成され、金属層11は、一部が金ワイヤ10と接
続されている。
FIG. 8 is a diagram showing a modification of the configuration of the individual electrode layer 4 at the wire bonding portion. In this modification, on the surface of the glaze layer 2, the metal layer 1 which is secured to the glaze layer 2 and is electrically connected to the individual electrode layer 4 is provided.
1 is formed, and a part of the metal layer 11 is connected to the gold wire 10.

【0039】すなわち、グレーズ層2の表面に形成され
た金属層11の上面部が外部に露出するように、金属層
11の周囲を取り囲んで個別電極層4が形成される。そ
して、金属層11の露出部分とワイヤ10とが直接ボン
ディングされる。その他の構成は、上記した実施形態と
同様である。なお、個別電極層4は、金属層11の周囲
に形成されるのではなく、金属層11の一端部のみに接
触されるように形成されてもよい。
That is, the individual electrode layer 4 is formed so as to surround the metal layer 11 so that the upper surface of the metal layer 11 formed on the surface of the glaze layer 2 is exposed to the outside. Then, the exposed portion of the metal layer 11 and the wire 10 are directly bonded. Other configurations are the same as those of the above-described embodiment. The individual electrode layer 4 may not be formed around the metal layer 11 but may be formed so as to contact only one end of the metal layer 11.

【0040】このサーマルプリントヘッドの製造に際し
ては、グレーズ層2の上に金属層11を印刷焼成して形
成し、その後、金属層11の一部が外部に露出するよう
に、個別電極層4を印刷焼成して形成する。その他の製
造工程は、上記した実施形態と同様である。
In manufacturing the thermal print head, a metal layer 11 is formed on the glaze layer 2 by printing and baking, and then the individual electrode layer 4 is formed so that a part of the metal layer 11 is exposed to the outside. It is formed by printing and baking. Other manufacturing steps are the same as in the above-described embodiment.

【0041】この構成によっても、金属層11がグレー
ズ層2に上面に形成されるので、上記の実施形態と同様
に、ワイヤボンディングにおける接合強度を高めること
ができる。さらに、金属層11は直接ワイヤ10に接続
されるので、結果的に個別電極層4はワイヤボンディン
グに関与しなくなるので、ワイヤ10との接着性がより
向上する。また、金属層11の上面を露出させるので、
上記実施形態に比べ、個別電極層4の材料の使用量を削
減することができる。
According to this structure, the metal layer 11 is formed on the upper surface of the glaze layer 2, so that the bonding strength in wire bonding can be increased as in the above embodiment. Furthermore, since the metal layer 11 is directly connected to the wire 10, the individual electrode layer 4 is not involved in the wire bonding as a result, so that the adhesion to the wire 10 is further improved. Also, since the upper surface of the metal layer 11 is exposed,
Compared with the above embodiment, the amount of material used for the individual electrode layer 4 can be reduced.

【0042】もちろん、この発明の範囲は上述した実施
の形態に限定されるものではない。たとえば、個別電極
層4のボンディング部において、グレーズ層2の上面に
金属層11を形成し、それを覆うように個別電極層4を
形成し、さらに個別電極層4の上面に無機金による層を
形成してボンディングしてもよい。
Of course, the scope of the present invention is not limited to the above embodiment. For example, in the bonding portion of the individual electrode layer 4, a metal layer 11 is formed on the upper surface of the glaze layer 2, the individual electrode layer 4 is formed so as to cover the metal layer 11, and a layer made of inorganic gold is further formed on the upper surface of the individual electrode layer 4. It may be formed and bonded.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本願発明に係るサーマルプリントヘッドの要部
平面図である。
FIG. 1 is a plan view of a main part of a thermal print head according to the present invention.

【図2】図1におけるA−A矢視断面図である。FIG. 2 is a sectional view taken along the line AA in FIG.

【図3】サーマルプリントヘッドの要部拡大断面図であ
る。
FIG. 3 is an enlarged sectional view of a main part of the thermal print head.

【図4】ワイヤボンディングの接合強度を調べるための
構成を示す図である。
FIG. 4 is a diagram showing a configuration for checking the bonding strength of wire bonding.

【図5】サーマルプリントヘッドの製造工程を説明する
ための図である。
FIG. 5 is a diagram for explaining a manufacturing process of the thermal print head.

【図6】サーマルプリントヘッドの製造工程を説明する
ための図である。
FIG. 6 is a diagram for explaining a manufacturing process of the thermal print head.

【図7】サーマルプリントヘッドの製造工程を説明する
ための図である。
FIG. 7 is a diagram for explaining a manufacturing process of the thermal print head.

【図8】サーマルプリントヘッドの変形例を示す要部拡
大断面図である。
FIG. 8 is an enlarged sectional view of a main part showing a modification of the thermal print head.

【図9】従来のサーマルプリントヘッドの要部平面図で
ある。
FIG. 9 is a plan view of a main part of a conventional thermal print head.

【図10】図9におけるB−B矢視断面図である。FIG. 10 is a sectional view taken along the line BB in FIG. 9;

【符号の説明】[Explanation of symbols]

1 基板 2 保温層 4 個別電極層 7 発熱抵抗体 9 駆動IC 10 金ワイヤ 11 金属層 DESCRIPTION OF SYMBOLS 1 Substrate 2 Heat insulation layer 4 Individual electrode layer 7 Heating resistor 9 Drive IC 10 Gold wire 11 Metal layer

Claims (4)

【特許請求の範囲】[Claims] 【請求項1】 基板と、前記基板の上面に形成された保
温層と、前記保温層の上面に形成された電極層と、前記
電極層の上面に形成され、前記電極層によって通電され
ることにより発熱する抵抗層と、前記保温層の上面に形
成され、前記抵抗層への通電を制御する駆動素子とを備
え、前記電極層と駆動素子とがワイヤボンディングによ
って接続されるサーマルプリントヘッドであって、 前記電極層側のボンディング部において、前記保温層と
電極層との間に、前記保温層との密着性を確保するため
の金属層が介在されたことを特徴とする、サーマルプリ
ントヘッド。
1. A substrate, a heat insulating layer formed on an upper surface of the substrate, an electrode layer formed on the upper surface of the heat insulating layer, and an electric current formed on the upper surface of the electrode layer and being energized by the electrode layer. And a drive element formed on the upper surface of the heat insulation layer and controlling the conduction to the resistance layer, wherein the electrode layer and the drive element are connected by wire bonding. A thermal print head, wherein a metal layer for ensuring adhesion to the heat insulating layer is interposed between the heat insulating layer and the electrode layer in the bonding portion on the electrode layer side.
【請求項2】 基板と、前記基板の上面に形成された保
温層と、前記保温層の上面に形成された電極層と、前記
電極層の上に形成され、前記電極層によって通電される
ことにより発熱する抵抗層と、前記保温層の上面に形成
され、前記抵抗層への通電を制御する駆動素子とを備
え、前記電極層側と駆動素子とがワイヤボンディングに
よって接続されるサーマルプリントヘッドであって、 前記電極層側のボンディング部において、前記保温層の
表面に、前記保温層との密着性を確保するとともに前記
電極層と導通された金属層が形成され、 前記金属層は、少なくとも一部が前記ワイヤと接続され
たことを特徴とする、サーマルプリントヘッド。
2. A substrate, a heat insulating layer formed on the upper surface of the substrate, an electrode layer formed on the upper surface of the heat insulating layer, and an electric current formed on the electrode layer and being energized by the electrode layer. And a driving element formed on the upper surface of the heat insulating layer and controlling the supply of current to the resistance layer, wherein the electrode layer side and the driving element are connected by wire bonding. In the bonding portion on the side of the electrode layer, a metal layer is formed on a surface of the heat insulating layer, the metal layer being electrically connected to the electrode layer while ensuring adhesion to the heat insulating layer. A thermal printhead, wherein a portion is connected to the wire.
【請求項3】 前記金属層は、ガラスフリットを含有す
る金からなる、請求項1または2に記載のサーマルプリ
ントヘッド。
3. The thermal printhead according to claim 1, wherein the metal layer is made of gold containing glass frit.
【請求項4】 前記電極層は、酸化物を含有する金から
なり、その厚みが0.3〜0.5μmとされる、請求項
1ないし3のいずれかに記載のサーマルプリントヘッ
ド。
4. The thermal printhead according to claim 1, wherein said electrode layer is made of gold containing an oxide and has a thickness of 0.3 to 0.5 μm.
JP20178499A 1999-07-15 1999-07-15 Thermal print head Expired - Fee Related JP3819640B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP20178499A JP3819640B2 (en) 1999-07-15 1999-07-15 Thermal print head

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP20178499A JP3819640B2 (en) 1999-07-15 1999-07-15 Thermal print head

Publications (2)

Publication Number Publication Date
JP2001035878A true JP2001035878A (en) 2001-02-09
JP3819640B2 JP3819640B2 (en) 2006-09-13

Family

ID=16446891

Family Applications (1)

Application Number Title Priority Date Filing Date
JP20178499A Expired - Fee Related JP3819640B2 (en) 1999-07-15 1999-07-15 Thermal print head

Country Status (1)

Country Link
JP (1) JP3819640B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100406265C (en) * 2005-02-07 2008-07-30 阿尔卑斯电气株式会社 Thermal head including bonding pads having irregular surfaces formed by forming irregularities on underlayer
CN110509672A (en) * 2018-05-22 2019-11-29 罗姆股份有限公司 Thermal printing head

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100406265C (en) * 2005-02-07 2008-07-30 阿尔卑斯电气株式会社 Thermal head including bonding pads having irregular surfaces formed by forming irregularities on underlayer
CN110509672A (en) * 2018-05-22 2019-11-29 罗姆股份有限公司 Thermal printing head
CN110509672B (en) * 2018-05-22 2020-11-27 罗姆股份有限公司 Thermal print head

Also Published As

Publication number Publication date
JP3819640B2 (en) 2006-09-13

Similar Documents

Publication Publication Date Title
JP5815836B2 (en) Thermal head and thermal printer equipped with the same
US7616223B2 (en) Thermal printhead
JPWO2014051143A1 (en) Thermal head and thermal printer equipped with the same
TWI270476B (en) Thermal head and its manufacturing method
JP2012051319A (en) Thermal head and method for manufacturing the same
US7460143B2 (en) Thermal printhead with a resistor layer and method for manufacturing same
JP2001035878A (en) Thermal printed head
JP5489836B2 (en) Thermal head
JP3757499B2 (en) Thermal head
JP3323960B2 (en) Thin-film thermal printhead
JP3652831B2 (en) Heat generating device and manufacturing method thereof
JP2667787B2 (en) Thermal print head
JP2016137692A (en) Thermal head and thermal printer comprising the same
JP7454696B2 (en) Thermal head and thermal printer
EP3928992B1 (en) Thermal head and thermal printer
JP5489811B2 (en) Thermal head
JPH01113261A (en) Thermal head
JP7219634B2 (en) thermal print head
JP2023121322A (en) Thermal print head, method for manufacturing thermal print head, and thermal printer
JPH0426782B2 (en)
JPH079640Y2 (en) Thermal head
JPH06293151A (en) Printed circuit board for thermal printing
JPH11314391A (en) Thermal head
JP2005074650A (en) Thermal head and thermal printer using it
JPH0477267A (en) Thermal printing head

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20040316

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20041029

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20060314

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060512

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20060613

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20060615

R150 Certificate of patent or registration of utility model

Ref document number: 3819640

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090623

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120623

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120623

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130623

Year of fee payment: 7

LAPS Cancellation because of no payment of annual fees