JP2000100779A - Semiconductor manufacturing device - Google Patents

Semiconductor manufacturing device

Info

Publication number
JP2000100779A
JP2000100779A JP10263729A JP26372998A JP2000100779A JP 2000100779 A JP2000100779 A JP 2000100779A JP 10263729 A JP10263729 A JP 10263729A JP 26372998 A JP26372998 A JP 26372998A JP 2000100779 A JP2000100779 A JP 2000100779A
Authority
JP
Japan
Prior art keywords
chamber
wall
wafer
semiconductor manufacturing
comb
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP10263729A
Other languages
Japanese (ja)
Inventor
Takumi Sugawara
巧 菅原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to JP10263729A priority Critical patent/JP2000100779A/en
Publication of JP2000100779A publication Critical patent/JP2000100779A/en
Withdrawn legal-status Critical Current

Links

Landscapes

  • Drying Of Semiconductors (AREA)

Abstract

PROBLEM TO BE SOLVED: To prevent foreign substances from adhering to a wafer in a semiconductor manufacturing device. SOLUTION: The distance between the electrodes of comb-type electrodes 3 are respectively set at a distance of 11 to 25 mm, whereby damages to the inner wall of a chamber 1 due to a plasma are reduced. With the reduction in the damage to the inner wall of the chamber due to the plasma, separation of a reaction product adhered to the inner wall from the inner wall can be suppressed by the constituent material of the chamber and a process, and there is the effect of preventing foreign substances from dropping on a wafer or from being adhering to the wafer.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、チャンバーに櫛型
電極を有する半導体製造装置に関する。
The present invention relates to a semiconductor manufacturing apparatus having a comb-shaped electrode in a chamber.

【0002】[0002]

【従来の技術】図1は従来の櫛型電極を有する半導体製
造装置の構成を横から見た図である。図において1は石
英チャンバー、2は薄膜除去プロセスのためのガス取り
入れ口、3はチャンバー1に装着された櫛型電極、4は
ウェハー、5はウェハーステージである。次にこの装置
の動作について説明する。チャンバー1内にガス取り入
れ口2よりプロセスガスが供給され、櫛型電極3の間に
RF電圧を印加することによりプラズマ放電を生じさ
せ、ウェハー4表面の薄膜の除去を行う。
2. Description of the Related Art FIG. 1 is a side view of the structure of a conventional semiconductor manufacturing apparatus having comb electrodes. In the figure, 1 is a quartz chamber, 2 is a gas inlet for a thin film removal process, 3 is a comb-shaped electrode mounted in the chamber 1, 4 is a wafer, and 5 is a wafer stage. Next, the operation of this device will be described. A process gas is supplied into the chamber 1 from a gas inlet 2, and a plasma discharge is generated by applying an RF voltage between the comb-shaped electrodes 3 to remove a thin film on the surface of the wafer 4.

【0003】[0003]

【発明が解決しようとする課題】上記のような構成の半
導体製造装置において処理を行うと、チャンバー1の内
壁の電極間6において、チャンバー1の構成素材である
石英もしくはプロセスによりチャンバー1内壁に付着し
た反応成生物が、プラズマによりダメージをうけ剥離す
る。結果的にそれら剥離した小片がウェハー4上に異物
として落下・付着し、半導体のパターン形成に悪影響を
及ぼしていた。この発明は上記のような問題点を解消す
るためになされたもので、チャンバー内壁へのダメージ
を軽減し、ウェハーへの異物付着を防止することを目的
とする。
When processing is performed in the semiconductor manufacturing apparatus having the above-described structure, the material adheres to the inner wall of the chamber 1 between the electrodes 6 on the inner wall of the chamber 1 by quartz or a process, which is a constituent material of the chamber 1. The resulting reaction product is damaged by the plasma and peels off. As a result, the separated small pieces fall and adhere as foreign matter on the wafer 4, which adversely affects the pattern formation of the semiconductor. The present invention has been made to solve the above problems, and has as its object to reduce damage to an inner wall of a chamber and prevent foreign matter from adhering to a wafer.

【0004】[0004]

【課題を解決するための手段】この発明は、電極間の距
離を広くとることによりチャンバー内壁へのプラズマに
よるダメージを軽減することで、ウェハーへの異物落下
を防止するものである。
SUMMARY OF THE INVENTION The present invention is to prevent foreign matter from falling onto a wafer by reducing the damage of the inner wall of the chamber due to plasma by increasing the distance between the electrodes.

【0005】[0005]

【作用】この発明においては、チャンバー内壁へのプラ
ズマダメージが軽減され、チャンバーの構成素材および
チャンバー内壁に付着した反応成生物の剥離を防止する
ことが出来るため、ウェハーへの異物付着を抑えること
が出来る。
According to the present invention, plasma damage to the inner wall of the chamber is reduced, and the constituent materials of the chamber and reaction products adhered to the inner wall of the chamber can be prevented from peeling off. I can do it.

【0006】[0006]

【発明の実施の形態】本発明の櫛型電極を有する半導体
製造装置の一実施例として、レジスト除去工程に用いら
れる枚葉式アッシング装置を例にとり説明する。図2は
櫛型電極を有する枚葉式アッシング装置を横から見た構
成図を示したものである。図において、1は石英チャン
バー、2は薄膜除去プロセスのためのガス取り入れ口、
3はチャンバー1に装着されたアルミから成る櫛型電
極、4はシリコンウェハー、5はウェハーステージであ
る。ガス取り入れ口2からプロセスガスであるO2を供
給し、櫛型電極3に出力800WのRF電圧を印加する
ことでプラズマを生じさせる。この際、櫛型電極3の電
極間距離を従来の10mmよりも大きくすることで、チ
ャンバー1内壁へのプラズマダメージを低減することが
出来る。電極間を大きく取るほどプラズマによるチャン
バー内壁へのダメージは小さくなるが、同時にウェハー
4上のレジストのアッシングレートが低下することを考
慮に入れ、電極間の距離は11mm〜25mm程度と
し、更に好ましくは14mm〜16mmとする。本実施
例では電極間距離を15mmとすることにより、チャン
バー内壁からの異物発生を防止している。
DESCRIPTION OF THE PREFERRED EMBODIMENTS As an embodiment of a semiconductor manufacturing apparatus having a comb-shaped electrode according to the present invention, a single-wafer ashing apparatus used in a resist removing step will be described as an example. FIG. 2 is a diagram showing the configuration of a single-wafer ashing apparatus having comb-shaped electrodes as viewed from the side. In the figure, 1 is a quartz chamber, 2 is a gas inlet for a thin film removal process,
Reference numeral 3 denotes a comb-shaped electrode made of aluminum mounted in the chamber 1, 4 denotes a silicon wafer, and 5 denotes a wafer stage. O2, which is a process gas, is supplied from the gas inlet 2 and an RF voltage having an output of 800 W is applied to the comb electrode 3 to generate plasma. At this time, plasma damage to the inner wall of the chamber 1 can be reduced by making the inter-electrode distance of the comb-shaped electrode 3 larger than the conventional distance of 10 mm. The larger the distance between the electrodes, the smaller the damage to the inner wall of the chamber due to the plasma. 14 mm to 16 mm. In the present embodiment, by setting the distance between the electrodes to 15 mm, the generation of foreign matter from the inner wall of the chamber is prevented.

【0007】[0007]

【発明の効果】以上の様に、本発明の半導体製造装置に
よれば、櫛型電極の電極間距離を大きくすることでチャ
ンバー内壁へのプラズマダメージを軽減し、ウェハーへ
の異物付着を抑えるという効果がある。
As described above, according to the semiconductor manufacturing apparatus of the present invention, plasma damage to the inner wall of the chamber is reduced by increasing the inter-electrode distance between the comb-shaped electrodes, and foreign matter adhesion to the wafer is suppressed. effective.

【図面の簡単な説明】[Brief description of the drawings]

【図1】従来の半導体装置を横から見た構成図。FIG. 1 is a configuration diagram of a conventional semiconductor device as viewed from the side.

【図2】本発明の実施例による半導体製造装置を横から
見た構成図。
FIG. 2 is a side view showing a configuration of a semiconductor manufacturing apparatus according to an embodiment of the present invention.

【符号の説明】[Explanation of symbols]

1 石英チャンバー 2 ガス取り入れ口 3 櫛型電極 4 ウェハー 5 ウェハーステージ 6 プラズマによるチャンバー内壁へのダメージが著し
い部分
DESCRIPTION OF SYMBOLS 1 Quartz chamber 2 Gas intake 3 Comb electrode 4 Wafer 5 Wafer stage 6 Part where plasma inner wall is significantly damaged

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】処理室内にプラズマ放電のための櫛型電極
を有する半導体製造装置において、電極間隔を広くする
ことを特徴とする半導体製造装置。
1. A semiconductor manufacturing apparatus having a comb-shaped electrode for plasma discharge in a processing chamber, wherein an electrode interval is widened.
【請求項2】請求項1において、電極間隔を11mm〜
25mmにすることを特徴とする半導体製造装置。
2. The method according to claim 1, wherein the distance between the electrodes is 11 mm or more.
A semiconductor manufacturing apparatus having a thickness of 25 mm.
JP10263729A 1998-09-17 1998-09-17 Semiconductor manufacturing device Withdrawn JP2000100779A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10263729A JP2000100779A (en) 1998-09-17 1998-09-17 Semiconductor manufacturing device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10263729A JP2000100779A (en) 1998-09-17 1998-09-17 Semiconductor manufacturing device

Publications (1)

Publication Number Publication Date
JP2000100779A true JP2000100779A (en) 2000-04-07

Family

ID=17393500

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10263729A Withdrawn JP2000100779A (en) 1998-09-17 1998-09-17 Semiconductor manufacturing device

Country Status (1)

Country Link
JP (1) JP2000100779A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090255630A1 (en) * 2005-04-28 2009-10-15 Hitachi Kokusai Electric Inc. Substrate processing apparatus and electrode member

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090255630A1 (en) * 2005-04-28 2009-10-15 Hitachi Kokusai Electric Inc. Substrate processing apparatus and electrode member

Similar Documents

Publication Publication Date Title
US5531862A (en) Method of and apparatus for removing foreign particles
JP4758159B2 (en) Plasma etching apparatus and fine particle removal method
JP2003273082A (en) Plasma processing apparatus and plasma processing method
JP3301408B2 (en) Particle removing apparatus and method of removing particles in semiconductor manufacturing apparatus
JP3555084B2 (en) Plasma processing method for semiconductor substrate and plasma processing apparatus for semiconductor substrate
JPH10321604A (en) Plasma treatment device
JP2000100779A (en) Semiconductor manufacturing device
JPH0786259A (en) Apparatus and method for removing contaminant
JPH0822980A (en) Plasma processing equipment
JPS63136525A (en) Dry etching apparatus
JPH0722400A (en) Manufacturing equipment of semiconductor device
JPS63116428A (en) Dry etching method
JPH09129596A (en) Cleaning method for reaction chamber
JP2885150B2 (en) Dry cleaning method for dry etching equipment
JP2002252205A (en) Particle removal apparatus apparatus and particle removal method for semiconductor manufacturing equipment
JP2669249B2 (en) Plasma processing apparatus and method for cleaning the apparatus
JP2548164B2 (en) Dry etching method
JPH10256231A (en) Apparatus and method for treating wafer
JPH0666294B2 (en) Dry etching method
JPH0661183A (en) Sputtering etching device
JP2002151417A (en) Plasma cvd apparatus
JPH0590229A (en) Plasma processor
JPH07326605A (en) Gas cleaning and its device
JPH01253238A (en) Plasma processor
JPH06291062A (en) Thin-film formation method

Legal Events

Date Code Title Description
A300 Withdrawal of application because of no request for examination

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 20060110