IT1214808B - TICO AND SEMICONDUCTOR PROCESS FOR THE FORMATION OF A BURIED LAYER AND OF A COLLECTOR REGION IN A MONOLI DEVICE - Google Patents

TICO AND SEMICONDUCTOR PROCESS FOR THE FORMATION OF A BURIED LAYER AND OF A COLLECTOR REGION IN A MONOLI DEVICE

Info

Publication number
IT1214808B
IT1214808B IT8406633A IT663384A IT1214808B IT 1214808 B IT1214808 B IT 1214808B IT 8406633 A IT8406633 A IT 8406633A IT 663384 A IT663384 A IT 663384A IT 1214808 B IT1214808 B IT 1214808B
Authority
IT
Italy
Prior art keywords
monoli
tico
formation
buried layer
collector region
Prior art date
Application number
IT8406633A
Other languages
Italian (it)
Other versions
IT8406633A0 (en
Inventor
Musumeci Salvatore
Original Assignee
Ates Componenti Elettron
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ates Componenti Elettron filed Critical Ates Componenti Elettron
Priority to IT8406633A priority Critical patent/IT1214808B/en
Publication of IT8406633A0 publication Critical patent/IT8406633A0/en
Priority to FR8518395A priority patent/FR2575330B1/en
Priority to GB08530729A priority patent/GB2169444B/en
Priority to DE3545040A priority patent/DE3545040C2/en
Priority to US06/811,754 priority patent/US4721684A/en
Priority to JP60285844A priority patent/JPS61181161A/en
Application granted granted Critical
Publication of IT1214808B publication Critical patent/IT1214808B/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
    • H01L21/2205—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities from the substrate during epitaxy, e.g. autodoping; Preventing or using autodoping
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/74—Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8222—Bipolar technology

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Bipolar Transistors (AREA)
  • Bipolar Integrated Circuits (AREA)
IT8406633A 1984-12-20 1984-12-20 TICO AND SEMICONDUCTOR PROCESS FOR THE FORMATION OF A BURIED LAYER AND OF A COLLECTOR REGION IN A MONOLI DEVICE IT1214808B (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
IT8406633A IT1214808B (en) 1984-12-20 1984-12-20 TICO AND SEMICONDUCTOR PROCESS FOR THE FORMATION OF A BURIED LAYER AND OF A COLLECTOR REGION IN A MONOLI DEVICE
FR8518395A FR2575330B1 (en) 1984-12-20 1985-12-12 PROCESS FOR FORMING A BURIED LAYER AND A COLLECTOR REGION IN A MONOLITHIC SEMICONDUCTOR DEVICE
GB08530729A GB2169444B (en) 1984-12-20 1985-12-13 Improvements in or relating to methods of making semiconductor devices
DE3545040A DE3545040C2 (en) 1984-12-20 1985-12-19 Process for producing a buried layer and a collector zone in a monolithic semiconductor device
US06/811,754 US4721684A (en) 1984-12-20 1985-12-20 Method for forming a buried layer and a collector region in a monolithic semiconductor device
JP60285844A JPS61181161A (en) 1984-12-20 1985-12-20 Manufacture of semiconductor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT8406633A IT1214808B (en) 1984-12-20 1984-12-20 TICO AND SEMICONDUCTOR PROCESS FOR THE FORMATION OF A BURIED LAYER AND OF A COLLECTOR REGION IN A MONOLI DEVICE

Publications (2)

Publication Number Publication Date
IT8406633A0 IT8406633A0 (en) 1984-12-20
IT1214808B true IT1214808B (en) 1990-01-18

Family

ID=11121628

Family Applications (1)

Application Number Title Priority Date Filing Date
IT8406633A IT1214808B (en) 1984-12-20 1984-12-20 TICO AND SEMICONDUCTOR PROCESS FOR THE FORMATION OF A BURIED LAYER AND OF A COLLECTOR REGION IN A MONOLI DEVICE

Country Status (6)

Country Link
US (1) US4721684A (en)
JP (1) JPS61181161A (en)
DE (1) DE3545040C2 (en)
FR (1) FR2575330B1 (en)
GB (1) GB2169444B (en)
IT (1) IT1214808B (en)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4936928A (en) * 1985-11-27 1990-06-26 Raytheon Company Semiconductor device
IT1215024B (en) * 1986-10-01 1990-01-31 Sgs Microelettronica Spa PROCESS FOR THE FORMATION OF A HIGH VOLTAGE SEMICONDUCTOR MONOLITHIC DEVICE
US4855244A (en) * 1987-07-02 1989-08-08 Texas Instruments Incorporated Method of making vertical PNP transistor in merged bipolar/CMOS technology
IT1221587B (en) * 1987-09-07 1990-07-12 S G S Microelettronics Spa MANUFACTURING PROCEDURE OF AN INTEGRATED MONOLITHIC SEMICONDUCTOR DEVICE WITH LOW IMPURITY CONCENTRATION EPITAS LAYERS
USRE38510E1 (en) * 1987-12-22 2004-05-04 Stmicroelectronics Srl Manufacturing process for a monolithic semiconductor device comprising at least one transistor of an integrated control circuit and one power transistor integrated on the same chip
USRE35642E (en) * 1987-12-22 1997-10-28 Sgs-Thomson Microelectronics, S.R.L. Integrated high-voltage bipolar power transistor and low voltage MOS power transistor structure in the emitter switching configuration and relative manufacturing process
IT1217323B (en) * 1987-12-22 1990-03-22 Sgs Microelettronica Spa INTEGRATED STRUCTURE OF HIGH VOLTAGE BIPOLAR POWER TRANSISTOR AND LOW VOLTAGE POWER MOS TRANSISTOR IN THE "EMITTER SWITCHING" CONFIGURATION AND RELATED MANUFACTURING PROCESS
IT1217322B (en) * 1987-12-22 1990-03-22 Sgs Microelettronica Spa MANUFACTURING PROCEDURE OF A NON-LITHIC SEMICONDUCTIVE DEVICE INCLUDING AT LEAST A TRANSISTOR OF AN INTEGRATED CONTROL CIRCUIT AND A POWER TRANSISTOR IN TEGRATE IN THE SAME PLATE
US5246871A (en) * 1989-06-16 1993-09-21 Sgs-Thomson Microelectronics S.R.L. Method of manufacturing a semiconductor device comprising a control circuit and a power stage with a vertical current flow, integrated in monolithic form on a single chip
US5024967A (en) * 1989-06-30 1991-06-18 At&T Bell Laboratories Doping procedures for semiconductor devices
EP0439899A3 (en) * 1990-01-25 1991-11-06 Precision Monolithics Inc. Complementary bipolar transistors compatible with cmos process
US5262345A (en) * 1990-01-25 1993-11-16 Analog Devices, Inc. Complimentary bipolar/CMOS fabrication method
IT1241050B (en) * 1990-04-20 1993-12-29 Cons Ric Microelettronica FORMATION PROCESS OF A BURIED REGION OF DRAIN OR COLLECTOR IN MONOLITHIC SEMICONDUCTOR DEVICES.
US5442191A (en) * 1990-09-05 1995-08-15 Yale University Isotopically enriched semiconductor devices
US5144409A (en) * 1990-09-05 1992-09-01 Yale University Isotopically enriched semiconductor devices
DE69125390T2 (en) * 1991-07-03 1997-08-28 Cons Ric Microelettronica Lateral bipolar transistor structure with integrated control circuit and integrated power transistor and their manufacturing process
US5633180A (en) * 1995-06-01 1997-05-27 Harris Corporation Method of forming P-type islands over P-type buried layer
US6566217B1 (en) * 1996-01-16 2003-05-20 Mitsubishi Denki Kabushiki Kaisha Manufacturing process for semiconductor device
EP0809294B1 (en) * 1996-05-21 2002-01-02 Co.Ri.M.Me. Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno Power semiconductor device structure with vertical PNP transistor
SE519975C2 (en) 1999-06-23 2003-05-06 Ericsson Telefon Ab L M Semiconductor structure for high voltage semiconductor components
DE10044838C2 (en) * 2000-09-11 2002-08-08 Infineon Technologies Ag Semiconductor component and method for producing such
US6894366B2 (en) * 2000-10-10 2005-05-17 Texas Instruments Incorporated Bipolar junction transistor with a counterdoped collector region
JP4775683B2 (en) * 2003-09-29 2011-09-21 オンセミコンダクター・トレーディング・リミテッド Semiconductor integrated circuit device
KR102419162B1 (en) 2015-03-17 2022-07-11 삼성전자주식회사 method for detecting patternsand substrate manufacturing apparatus using the same

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3249831A (en) * 1963-01-04 1966-05-03 Westinghouse Electric Corp Semiconductor controlled rectifiers with a p-n junction having a shallow impurity concentration gradient
US3576475A (en) * 1968-08-29 1971-04-27 Texas Instruments Inc Field effect transistors for integrated circuits and methods of manufacture
BE758683A (en) * 1969-11-10 1971-05-10 Ibm MANUFACTURING PROCESS OF A SELF-INSULATING MONOLITHIC DEVICE AND BASE TRANSISTOR STRUCTURE
US3812519A (en) * 1970-02-07 1974-05-21 Tokyo Shibaura Electric Co Silicon double doped with p and as or b and as
IT947674B (en) * 1971-04-28 1973-05-30 Ibm EPITAXIAL DIFFUSION TECHNIQUE FOR THE MANUFACTURE OF TRANSISTIC BIPOLAR RI AND FET TRANSISTORS
US3971059A (en) * 1974-09-23 1976-07-20 National Semiconductor Corporation Complementary bipolar transistors having collector diffused isolation
US4132573A (en) * 1977-02-08 1979-01-02 Murata Manufacturing Co., Ltd. Method of manufacturing a monolithic integrated circuit utilizing epitaxial deposition and simultaneous outdiffusion
DE2710878A1 (en) * 1977-03-12 1978-09-14 Itt Ind Gmbh Deutsche PROCESS FOR PRODUCING A ZONE OF A MONOLITHICALLY INTEGRATED I HIGH 2 L CIRCUIT ON THE SURFACE OF A SEMICONDUCTOR BODY MADE OF SILICON
JPS543479A (en) * 1977-06-09 1979-01-11 Toshiba Corp Semiconductor device and its manufacture
ZA785953B (en) * 1977-11-03 1979-09-26 Int Computers Ltd Integrated circuits and methods of manufacture thereof
JPS54128268A (en) * 1978-03-29 1979-10-04 Hitachi Ltd Multi-diffusion method of impurity
GB2023340B (en) * 1978-06-01 1982-09-02 Mitsubishi Electric Corp Integrated circuits
JPS5734357A (en) * 1980-08-09 1982-02-24 Sanken Electric Co Ltd Semiconductor integrated circuit
JPS57106047A (en) * 1980-12-23 1982-07-01 Sony Corp Manufacture of semiconductor integrated circuit device
NL8104862A (en) * 1981-10-28 1983-05-16 Philips Nv SEMICONDUCTOR DEVICE, AND METHOD OF MANUFACTURING THAT.

Also Published As

Publication number Publication date
JPS61181161A (en) 1986-08-13
GB2169444B (en) 1988-11-30
DE3545040A1 (en) 1986-06-26
GB2169444A (en) 1986-07-09
FR2575330B1 (en) 1989-08-18
FR2575330A1 (en) 1986-06-27
DE3545040C2 (en) 1995-07-20
IT8406633A0 (en) 1984-12-20
US4721684A (en) 1988-01-26
GB8530729D0 (en) 1986-01-22

Similar Documents

Publication Publication Date Title
IT1214808B (en) TICO AND SEMICONDUCTOR PROCESS FOR THE FORMATION OF A BURIED LAYER AND OF A COLLECTOR REGION IN A MONOLI DEVICE
DE69308727T2 (en) Manufacturing method of a semiconductor device with a buried contact structure
DE3574080D1 (en) Silicon semiconductor substrate with an insulating layer embedded therein and method for forming the same
EP0215542A3 (en) Method of manufacturing a semiconductor device including forming a multi-level interconnection layer
EP0315803A3 (en) A dram cell formed on an insulating layer having a buried semiconductor pillar structure and a manufacturing method thereof
ES540442A0 (en) A GALVANOPLASTY METHOD OF A MATERIAL ON A FIRST SURFACE OF A SEMICONDUCTIVE DEVICE
KR860001495A (en) Semiconductor device and its manufacturing method
EP0187662A3 (en) Monolithically integrated semiconductor optical device and method of fabricating same
KR860002135A (en) A semiconductor device with a grooved groove formed on the main surface of a semiconductor substrate and a method for manufacturing the same
EP0193841A3 (en) Semiconductor device and method of manufacturing the same
KR860002862A (en) Method of manufacturing a semiconductor device
EP0273715A3 (en) Method for forming metal layer and semiconductor device formed thereby
KR860006844A (en) Semiconductor device and its manufacturing method
GB8518442D0 (en) Semiconductor layer structures
EP0534746A3 (en) Method of fabricating a trench structure in a semiconductor substrate
HUT47742A (en) Method and device for detecting thickness of layer of the semiconductor layer structures
GB2182262B (en) High-oxygen-content silicon monocrystal substrate for semiconductor devices and production method therefor
KR860005437A (en) Method of manufacturing a semiconductor device
DE3572423D1 (en) Semiconductor device having a polycrystalline silicon interconnection layer and method for its manufacture
ES544481A0 (en) AN AMORPHOUS AND IMPROVED SEMICONDUCTOR PHOTOVOLTAIC DEVICE
EP0216017A3 (en) Method of manufacturing a semiconductor device including forming a multi-level interconnection layer
EP0208209A3 (en) A buried heterostructure semiconductor laser and a process of the fabrication of the same
FR2575332B1 (en) SEMICONDUCTOR DEVICE HAVING A METALLIC LAYER OF MULTIPLE THICKNESSES AND METHOD FOR THE PRODUCTION THEREOF
HK14295A (en) Fabricating a semiconductor device with buried oxide
EP0235502A3 (en) Embedded type semiconductor laser and manufacturing method therefor

Legal Events

Date Code Title Description
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19961227